ADAU1461WBCPZ-R7 datasheet(38/88 Pages) AD

38 / 88 page

ADAU1461

Rev. 0 | Page 38 of 88

I2C Read and Write Operations

Figure 51 shows the format of a single-word write operation.

Every ninth clock pulse, the ADAU1461 issues an acknowledge

by pulling SDA low.

Figure 52 shows the format of a burst mode write sequence. This

figure shows an example of a write to sequential single-byte

registers. The ADAU1461 increments its subaddress register

after every byte because the requested subaddress corresponds

to a register or memory area with a 1-byte word length.

Figure 53 shows the format of a single-word read operation. Note

that the first R/W bit is 0, indicating a write operation. This is

because the subaddress still needs to be written to set up the

internal address. After the ADAU1461 acknowledges the receipt

of the subaddress, the master must issue a repeated start command

followed by the chip address byte with the R/W bit set to 1 (read).

This causes the ADAU1461 SDA to reverse and begin driving

data back to the master. The master then responds every ninth

pulse with an acknowledge pulse to the ADAU1461.

Figure 54 shows the format of a burst mode read sequence. This

figure shows an example of a read from sequential single-byte

registers. The ADAU1461 increments its subaddress register

after every byte because the requested subaddress corresponds

to a register or memory area with a 1-byte word length. The

ADAU1461 always decodes the subaddress and sets the auto-

increment circuit so that the address increments after the

appropriate number of bytes.

Figure 51 to Figure 54 use the following abbreviations:

S = start bit

P = stop bit

AM = acknowledge by master

AS = acknowledge by slave

Chip address,

R/W = 0

Subaddress high byte

Subaddress low byte

Data Byte 1

Figure 51. Single-Word I2C Write Format

Chip address,

R/W = 0

Subaddress

high byte

Subaddress

low byte

Data

Byte 1

Data

Byte 2

Data

Byte 3

Data

Byte 4

…

Figure 52. Burst Mode I2C Write Format

Chip address,

R/W = 0

Subaddress high

byte

Subaddress low

byte

Chip address,

R/W = 1

Data

Byte 1

Figure 53. Single-Word I2C Read Format

Chip address,

R/W = 0

Subaddress

high byte

Subaddress

low byte

Chip address,

R/W = 1

Data

Byte 1

Data

Byte 2

…

Figure 54. Burst Mode I2C Read Format

ADAU1461WBCPZ-R7 Datenblatt(PDF) 38 Page - Analog Devices

ADAU1461WBCPZ-R7 Datenblatt(HTML) 38 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datenblatt Download

Link URL