PIC24FV32KA304 datasheet(73/320 Pages) MICROCHIP

73 / 320 page

 2011 Microchip Technology Inc.

DS39995B-page 73

PIC24FV32KA304 FAMILY

7.0

RESETS

The Reset module combines all Reset sources and

controls the device Master Reset Signal, SYSRST. The

following is a list of device Reset sources:

• POR: Power-on Reset

•MCLR: Pin Reset

•SWR: RESET Instruction

• WDTR: Watchdog Timer Reset

• BOR: Brown-out Reset

• Low-Power BOR/Deep Sleep BOR

• TRAPR: Trap Conflict Reset

• IOPUWR: Illegal Opcode Reset

• UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is

shown in Figure 7-1.

Any active source of Reset will make the SYSRST

signal active. Many registers associated with the CPU

and peripherals are forced to a known Reset state.

Most registers are unaffected by a Reset; their status is

unknown on Power-on Reset (POR) and unchanged by

all other Resets.

All types of device Reset will set a corresponding status

bit in the RCON register to indicate the type of Reset

(see Register 7-1). A POR will clear all bits except for

the BOR and POR bits (RCON<1:0>) which are set.

The user may set or clear any bit at any time during

code execution. The RCON bits only serve as status

bits. Setting a particular Reset status bit in software will

not cause a device Reset to occur.

The RCON register also has other bits associated with

the Watchdog Timer (WDT) and device power-saving

states. The function of these bits is discussed in other

sections of this manual.

FIGURE 7-1:

RESET SYSTEM BLOCK DIAGRAM

Note:

This data sheet summarizes the features

of this group of PIC24F devices. It is not

intended

comprehensive

reference source. For more information

on Resets, refer to the “PIC24F Family

Reference Manual”

, Section 40. “Reset

with Programmable Brown-out Reset”

(DS39728).

Note:

Refer to the specific peripheral or CPU

section of this manual for register Reset

states.

Note:

The status bits in the RCON register

should be cleared after they are read so

that the next RCON register value after a

device Reset will be meaningful.

MCLR

VDD

VDD Rise

Detect

POR

Sleep or Idle

Brown-out

Reset

RESET

Instruction

WDT

Module

Glitch Filter

BOR

Trap Conflict

Illegal Opcode

Uninitialized W Register

SYSRST

BOREN<1:0>

RCON<SBOREN>

SLEEP

Configuration Mismatch

Enable Voltage Regulator

(PIC24FV32KA3XX only)

PIC24FV32KA304 Datenblatt(PDF) 73 Page - Microchip Technology

PIC24FV32KA304 Datenblatt(HTML) 73 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL