CS4923 datasheet(41/56 Pages) CIRRUS

41 / 56 page

CS4923/4/5/6/7/8/9

DS262F2

Following the address byte the host must clock out

an acknowledge from the part.

After the address byte, the host should clock out data

from the device one byte at a time until INTREQ is

no longer low. The host shifts data using the rising

edge of SCCLK. The data is valid on the rising edge

of SCCLK and transitions on the falling edge. After

each byte the host must send an acknowledge (ACK)

to the CS492X. While reading from the CS492X, an

acknowledge is defined as SCDIO being driven low

by the host for one SCCLK period after each byte. In

I2C

mode,

the

INTREQ

deasserted

immediately following the rising edge of the last

data bit of the current byte being transferred if there

is no more data to be read. The INTREQ pin is

guaranteed to stay deasserted (high) until the rising

edge of SCCLK for the acknowledge bit.

For a more thorough look at I2C communication

and critical additional information on INTREQ

behavior

reference

the

CS4923/4/5/6/7/8/9

Hardware User’s Guide.

6.5 External Memory

If using one of the serial modes, i.e. SPI or I2C, the

system designer has the option of using external

memory. The external memory interface is not

compatible with the parallel modes since there are

shared pins that are needed by each mode. If using

the CS4926 or CS4928 for DTS decode, external

memory is required for external DTS tables.

The external memory interface was designed

primarily for two purposes: 1) Autoboot and/or 2)

real time external data access. The hardware

implementation for either mode can be the same but

the ROM access time requirements may differ. The

CS4923/4/5/6/7/8/9 Hardware User’s Guide should

be referenced for more information including

memory paging options to support both autoboot and

real time access as well as ROM speed requirements.

The external memory interface is implemented on

the CS4923/4/5/6/7/8/9 with the following signals:

EMAD[7:0], EXTMEM and EMOE. Table 9 shows

the pin name, pin description and pin number of each

signal on the CS4923/4/5/6/7/8/9. EMAD[7:0] serve

as a multiplexed address and data bus. EMOE is an

active-low external-memory data output enable as

well as the address latch strobe. EXTMEM serves as

the active low chip select output. Figure 21 illustrates

one possible external memory architecture for the

CS4923/4/5/6/7/8/9. Figure 22 shows the functional

timing of a run-time memory access

The external memory address is capable of addressing

between 64 kilobytes and 16 megabytes through a 16

to 24 bit addressing scheme. The address comes from

the DSP writing two or three initial bytes of address

consecutively on EMAD[7:0]. Each byte of address is

externally latched with the rising edge of EMOE while

EXTMEM is high. After the 2 or 3-byte address is

latched externally, the CS4923/4/5/6/7/8/9 then drives

EXTMEM and EMOE low simultaneously to select

the external memory. During this time the data is read

by the CS492X.

Pin Name

Pin Description

Number

/EMOE

* External Memory Output

Enable & Address Latch

Strobe

/EMWR

* External Memory Write

Strobe

/EXTMEM

External Memory Select

EMAD7

Address and Data Bit 7

EMAD6

Address and Data Bit 6

EMAD5

Address and Data Bit 5

EMAD4

Address and Data Bit 4

EMAD3

Address and Data Bit 3

EMAD2

Address and Data Bit 2

EMAD1

Address and Data Bit 1

EMAD0

Address and Data Bit 0

* - These pins must be configured appropriately to select a

serial host communication mode for the CS4923/4/5/6/7/8/9

at the rising edge of RESET

Table 9. Memory Interface Pins

CS4923 Datenblatt(PDF) 41 Page - Cirrus Logic

CS4923 Datenblatt(HTML) 41 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datenblatt Download

Link URL