Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ML7344J Datenblatt(PDF) 71 Page - List of Unclassifed Manufacturers

Teilenummer ML7344J
Bauteilbeschribung  Sub-GHz band short range wireless transceiver IC
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ML7344J Datenblatt(HTML) 71 Page - List of Unclassifed Manufacturers

Back Button ML7344J Datasheet HTML 67Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 68Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 69Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 70Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 71Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 72Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 73Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 74Page - List of Unclassifed Manufacturers ML7344J Datasheet HTML 75Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 151 page
background image
FEDL7344C/E/J-04
ML7344C/E/J
71/151
●CCA (Clear Channel Assessment) function
ML7344 supports CCA function. CCA function is to make a judment wheher the specified frequency channel
is in-use or available. Normal mode, continuous mode and IDLE detection mode are supported as following
table.
[CCA mode setting]
[CCA_CTRL: B0 0x39]
Bit4 (CCA_EN)
Bit5 (CCA_CPU_EN)
Bit6 (CCA_IDLE_EN)
Normal mode
0b1
0b0
0b0
Continuous mode
0b1
0b1
0b0
IDLE detection mode
0b1
0b0
0b1
(1) Normal mode
Normal mode determines IDLE or BUSY. CCA (Normal mode) will be executed when RX_ON is issued
whille CCA_EN(CCA_CTRL: B0 0x39(4)])=0b1, CCA_CPU_EN (CCA_CTRL: B0 0x39(5)])=0b0 and
CCA_IDLE_EN(CCA_CTRL: B0 0x39(6)])=0b0 are set.
CCA judgement is determined by average ED value in [ED_RSLT: B0 0x3A] register and CCA threshold
value defined by [CCA_LVL: B0 0x37] register. IF average ED value exceeds the CCA threshold value, it is
considered as “BUSY”. And CCA_RSLT[1:0]([CCA_CTRL: B0 0x39(1-0)]) =0b01 is set
If average ED value is smaller than CCA threshold value and maintains IDLE detection period which is
defined by IDLE_WAIT[9:0] of the [IDLE_WAIT_L: B0 0x3B], [IDLE_WAIT_H: B0 0x3C] registers, it is
considered as “IDLE”. And CCA_RSLT[1:0] =0b00 is set. For details operation of CCA_IDLE_WAIT[9:0],
please refer to ”IDLE detection for long time period”
If “BUSY” or “IDLE” state is detected, CCA completion interrupt (INT[18] group3) is generated, CCA_EN
bit is cleared to 0b0 automatically.
Upon clearing CCA completion interrupt, CCA_RSLT[1:0] are reset to 0b00. Therefore CCA_RSLT[1:0]
should be read before clearing CCA completion interrupt.
If an ED value exceeds the value defined by [CCA_IGNORE_LVL: B0 0x36] register, and a given ED value
is included in the averaging target of ED value calculation, IDLE judgement is not performed. In this case if
average ED value exceed CCA threshold value, it is considered as “BUSY” and CCA operation is terminated.
If average ED value is smaller than CCA threshold value, IDLE judgement is not determined. And
CCA_RSLT[1:0] indicates 0b11. CCA operation continues until “BUSY” is determined or the gievn ED value
is out of averaging target and “IDLE” is determined. For details operation of ED value execeeding
[CCA_IGNORE_LVL: B0 0x36] register, please refer to ”IDLE determination exclusion under strong signal
input”.
Time from CCA command issue to CCA completion is in the formula below.
[IDLE detection]
CCA execution time = (ED value average times + Dgital filter delay + IDLE_WAIT setting) *
AD conversion time
[BUSY detection]
CCA execution time = (ED value average times + Digtal filter delay)* AD conversion time
NOTE:
1. Above formula does not consider IDLE judgement exclusion based on [CCA_IGNORE_LVL: B0 0x36]
register. For details, please refer to ”IDLE detection exclusion under strong signal input”.
2. AD conversion time can be slected by ADC_CLK_SEL([ADC_CLK_SET: B1 0x08(4)]).
ADC_CLK_SEL=0b0:14.7μs , 0b1:18.5μs (default)
3. Digital filter delay is “AD conversion time * 8”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com