Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DS2143 Datenblatt(PDF) 21 Page - Dallas Semiconductor

Teilenummer DS2143
Bauteilbeschribung  E1/ISDN-PRI framing transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2143 Datenblatt(HTML) 21 Page - Dallas Semiconductor

Back Button DS2143 Datasheet HTML 17Page - Dallas Semiconductor DS2143 Datasheet HTML 18Page - Dallas Semiconductor DS2143 Datasheet HTML 19Page - Dallas Semiconductor DS2143 Datasheet HTML 20Page - Dallas Semiconductor DS2143 Datasheet HTML 21Page - Dallas Semiconductor DS2143 Datasheet HTML 22Page - Dallas Semiconductor DS2143 Datasheet HTML 23Page - Dallas Semiconductor DS2143 Datasheet HTML 24Page - Dallas Semiconductor DS2143 Datasheet HTML 25Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 44 page
background image
DS2143/DS2143Q
21 of 44
IMR2: INTERRUPT MASK REGISTER 2 (Address=17 Hex)
(MSB)
(LSB)
RMF
RAF
TMF
SEC
TAF
LOTC
RCMF
LORC
SYMBOL
POSITION
NAME AND DESCRIPTION
RMF
IMR2.7
Receive CAS Multiframe.
0 = interrupt masked.
1 = interrupt enabled.
RAF
IMR2.6
Receive Align Frame.
0 = interrupt masked.
1 = interrupt enabled.
TMF
IMR2.5
Transmit Multiframe.
0 = interrupt masked.
1 = interrupt enabled.
SEC
IMR2.4
1-Second Timer.
0 = interrupt masked.
1 = interrupt enabled.
TAF
IMR2.3
Transmit Align Frame.
0 = interrupt masked.
1 = interrupt enabled.
LOTC
IMR2.2
Loss Of Transmit Clock.
0 = interrupt masked.
1 = interrupt enabled.
RCMF
IMR2.1
Receive CRC4 Multiframe.
0 = interrupt masked.
1 = interrupt enabled.
LORC
IMR2.0
Loss of Receive Clock.
0 = interrupt masked.
1 = interrupt enabled.
5.0 ERROR COUNT REGISTERS
There are a set of three counters in the DS2143 that record bipolar violations, errors in the CRC4 SMF
code words, and E-bits as reported by the far end. Each of these three counters are automatically updated
on 1-second boundaries as determined by the 1-second timer in Status Register 2 (SR2.4). Hence, these
registers contain performance data from the previous second. The user can use the interrupt from the 1-
second timer to determine when to read these registers. The user has a full second to read the counters
before the data is lost.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com