DS2143 datasheet(5/44 Pages) DALLAS

5 / 44 page

DS2143/DS2143Q

5 of 44

SYMBOL

TYPE

DESCRIPTION

LI_SDI

Serial Port Data for the Line Interface. Connects directly to the

SDI input pin on the line interface. See Sections 12 and 13 for

timing details.

LI_CLK

Serial Port Clock for the Line Interface. Connects directly to the

SCLK input pin on the line interface. See Sections 12 and 13 for

timing details.

LI_ CS

Serial Port Chip Select for the Line Interface. Connects directly

to the CS input pin on the line interface. See Sections 12 and 13 for

timing details.

RCHBLK

TCHBLK

Receive/Transmit Channel Block. A user programmable output

that can be forced high or low during any of the 32 E1 channels.

Useful for blocking clocks to a serial UART or LAPD controller in

applications where not all E1 channels are used such as Fractional

E1 or ISDN-PRI. Also useful for locating individual channels in

drop-and-insert applications. See Sections 9 and 13 for details.

RLOS/LOTC

Receive Loss of Sync/Loss of Transmit Clock. A dual function

output. If TCR2.0=0, then this pin will toggle high when the

synchronizer is searching for the E1 frame and multiframe. If

TCR2.0=1, then this pin will toggle high if the TCLK pin has not

toggled for 5

µs.

INT2

Receive Alarm Interrupt 2. Flags host controller during conditions

defined in Status Register 2. Active low, open drain output.

INT1

Receive Alarm Interrupt 1. Flags host controller during alarm

conditions defined in Status Register 1. Active low, open drain

output.

TLCLK

Transmit Link Clock. 4 kHz to 20 kHz demand clock for the

TLINK input. Controlled by TCR2. See Section 13 for timing

details.

TLINK

Transmit Link Data. If enabled, this pin will be sampled on the

falling edge of TCLK to insert Sa bits. See Section 13 for timing

details.

TSYNC

I/O

Transmit Sync. A pulse at this pin will establish either frame or

CAS multiframe boundaries for the DS2143. Via TCR1.1, the

DS2143 can be programmed to output either a frame or multiframe

pulse at this pin. See Section 13 for timing details.

VDD

Positive Supply. 5.0 volts.

DS2143 Datenblatt(PDF) 5 Page - Dallas Semiconductor

DS2143 Datenblatt(HTML) 5 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datenblatt Download

Link URL