Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LAN9116 Datenblatt(PDF) 94 Page - Microchip Technology

Teilenummer LAN9116
Bauteilbeschribung  Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9116 Datenblatt(HTML) 94 Page - Microchip Technology

Back Button LAN9116 Datasheet HTML 90Page - Microchip Technology LAN9116 Datasheet HTML 91Page - Microchip Technology LAN9116 Datasheet HTML 92Page - Microchip Technology LAN9116 Datasheet HTML 93Page - Microchip Technology LAN9116 Datasheet HTML 94Page - Microchip Technology LAN9116 Datasheet HTML 95Page - Microchip Technology LAN9116 Datasheet HTML 96Page - Microchip Technology LAN9116 Datasheet HTML 97Page - Microchip Technology LAN9116 Datasheet HTML 98Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 109 page
background image
LAN9116
DS00002268A-page 94
 2005-2016 Microchip Technology Inc.
6.4
RX Data FIFO Direct PIO Reads
In this mode the upper address inputs are not decoded, and any read of the LAN9116 will read the RX Data FIFO. This
mode is enabled when FIFO_SEL is driven high during a read access. This is normally accomplished by connecting the
FIFO_SEL signal to high-order address line. This mode is useful when the host processor must increment its address
when accessing the LAN9116. Timing is identical to a PIO read, and the FIFO_SEL signal has the same timing charac-
teristics as the address lines.
Timing for 16-bit and 32-bit Direct PIO Read cycles is identical with the exception that D[31:16] is not driven during a
16-bit read. Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.
FIGURE 6-3:
RX DATA FIFO DIRECT PIO READ CYCLE TIMING
Note:
The “Data Bus” width is 32 bits with optional support for 16-bit bus widths.
TABLE 6-5:
RX DATA FIFO DIRECT PIO READ TIMING
Symbol
Description
MIN
TYP
MAX
Units
tcycle
Read Cycle Time
165
ns
tcsl
nCS, nRD Assertion Time
32
ns
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tasu
Address, FIFO_SEL Setup to nCS, nRD Valid
0
ns
tah
Address, FIFO_SEL Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
An RX Data FIFO Direct PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends
when either or both nCS and nRD are de-asserted. They may be asserted and de-asserted in any order.
Data Bus
nCS, nRD
FIFO_SEL
A[2:1]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com