ST7LITEUS5 datasheet(100/136 Pages) STMICROELECTRONICS

100 / 136 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

Electrical characteristics

ST7LITEUS2, ST7LITEUS5

100/136

12.4.2

Internal RC oscillator supply current characteristics

Table 53.

Internal RC oscillator supply current

Symbol

Parameter

Conditions

Min

Typ

Max (1)

Unit

IDD

Supply current in Run mode (2)

TA=25 °C, int RC = 4 MHz

3.2

5.5

TA=25 °C, int RC = 8 MHz

5.7

8.5

TA=25 °C, AWU RC

0.13

0.2

Supply current in Wait mode (3)

TA=25 °C, int RC = 4 MHz

1.5

3.0

TA=25 °C, int RC = 8 MHz

1.9

4.5

Supply current in Slow mode (4)

TA=25 °C, int RC/32 = 250 kHz

1.3

2.0

Supply current in Slow-Wait

mode (5)

TA=25 °C, int RC/32 = 250 kHz

1.1

1.8

Supply current in Active-halt

mode

0.8

1.25

IDD

Supply current in Run mode (2)

TA=25 °C, int RC = 4 MHz

2.0

3.0

TA=25 °C, int RC = 2 MHz

1.3

2.0

TA=25 °C, AWU RC

0.1

0.18

Supply current in Wait mode (3)

TA=25 °C, int RC = 4 MHz

1.0

1.6

TA=25 °C, int RC = 2 MHz

0.9

1.5

Supply current in Slow mode (4)

TA=25 °C, int RC/32 = 250 kHz

0.95

1.5

Supply current in Slow-Wait

mode (5)

TA=25 °C, int RC/32 = 250 kHz

0.85

1.4

Supply current in Active-halt

mode

0.8

1.3

Data based on characterization results, not tested in production.

CPU running with memory access, all I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in

reset state; CPU clock provided by the internal RC, LVD disabled.

All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; CPU clock provided by

the internal RC, LVD disabled.

Slow mode selected with fCPU based on fOSC divided by 32. All I/O pins in input mode with a static value at VDD or VSS (no

load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.

Slow-Wait mode selected with fCPU based on fOSC divided by 32. All I/O pins in input mode with a static value at VDD or VSS

(no load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS5 Datenblatt(PDF) 100 Page - STMicroelectronics

ST7LITEUS5 Datenblatt(HTML) 100 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL