Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

WM8152 Datenblatt(PDF) 4 Page - Cirrus Logic

Teilenummer WM8152
Bauteilbeschribung  Single Channel 16-bit CIS/CCD AFE with 4-bit Wide Output
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8152 Datenblatt(HTML) 4 Page - Cirrus Logic

  WM8152 Datasheet HTML 1Page - Cirrus Logic WM8152 Datasheet HTML 2Page - Cirrus Logic WM8152 Datasheet HTML 3Page - Cirrus Logic WM8152 Datasheet HTML 4Page - Cirrus Logic WM8152 Datasheet HTML 5Page - Cirrus Logic WM8152 Datasheet HTML 6Page - Cirrus Logic WM8152 Datasheet HTML 7Page - Cirrus Logic WM8152 Datasheet HTML 8Page - Cirrus Logic WM8152 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 28 page
background image
WM8152
Production Data
w
PD, Rev 4.3, August 2008
4
PIN DESCRIPTION
PIN
NAME
TYPE
DESCRIPTION
1
AGND2
Supply
Analogue ground (0V).
2
DVDD1
Supply
Digital core (logic and clock generator) supply (5V)
3
VSMP
Digital input
Video sample synchronisation pulse.
4
MCLK
Digital input
Master clock. This clock is applied at N times the input pixel rate (N = 2, 3, 6, 8 or
any multiple of 2 thereafter depending on input sample mode).
5
DGND
Supply
Digital ground (0V).
6
SEN
Digital input
Enables the serial interface when high.
7
DVDD2
Supply
Digital supply (5V/3.3V), all digital I/O pins.
8
SDI
Digital input
Serial data input.
9
SCK
Digital input
Serial clock.
Digital multiplexed output data bus.
ADC output data (d15:d0) is available in 4-bit multiplexed format as shown below.
A
B
C
D
10
OP[0]
Digital output
d12
d8
d4
d0
11
OP[1]
Digital output
d13
d9
d5
d1
12
OP[2]
Digital output
d14
d10
d6
d2
13
OP[3]/SDO
Digital output
d15
d11
d7
d3
Alternatively, pin OP[3]/SDO may be used to output register read-back data when
address bit 4=1 and SEN has been pulsed high. See Serial Interface description in
Device Description section for further details.
14
AVDD
Supply
Analogue supply (5V)
15
AGND1
Supply
Analogue ground (0V).
16
VRB
Analogue output
Lower reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
17
VRT
Analogue output
Upper reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
18
VRX
Analogue output
Input return bias voltage.
This pin must be connected to AGND via a decoupling capacitor.
19
VRLC/VBIAS
Analogue I/O
Selectable analogue output voltage for RLC or single-ended bias reference.
This pin would typically be connected to AGND via a decoupling capacitor.
VRLC can be externally driven if programmed Hi-Z.
20
VINP
Analogue input
Video input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com