VD6640 datasheet(14/126 Pages) STMICROELECTRONICS

14 / 126 page

Signal, ball assignment, pad, and wafer description

VG6640, VD6640

14/126

DocID023597 Rev 11

Signal, ball assignment, pad, and wafer description

2.1

Signal description

Table 4. Signal description with Im2BGA 100 balls

Pin name

Type(1)

Description

Reset

state(2)

Reference

supply

Power supplies

VCORE

PWR

1V2 power supply for the digital core (optional, 1V2 may

be generated internally using the LDO regulator)

1.2 V

VDIG

PWR

1V8 power supply for the I/O ring (and internal LDO

regulator)

1.8 V

VANA

PWR

2V8 power supply for analog blocks

2.8 V

DGND

PWR

Digital ground

1.8 V

AGND

PWR

Analog ground

VANA

Reference

VRTSF

REF

Internal reference. Must be connected by 220nF

capacitor to AGND

N/A

Clocks

EXTCLK_XTAL1

I-SCH

External clock input, or, crystal oscillator input (dependent

on state of EXTCLK_EN pin)

N/A

XTAL2

Crystal oscillator output

N/A

CSI2 interface

DP_DL1, DN_DL1

CSI2 data lane 1, positive and negative

HI_Z

VCORE

DP_DL2, DN_DL2

CSI2 data lane 2, positive and negative

HI_Z

VCORE

DP_CL, DN_CL

CSI2 clock, positive and negative

HI_Z

VCORE

Parallel (ITU) interface

DOUT[11:0]

ITU Data lines

VDIG

PIXCLK

ITU Pixel Clock

VDIG

HSYNC

ITU Horizontal Sync

VDIG

VSYNC

ITU Vertical Sync

VDIG

Control interface

XSHUTDOWN

I-SCH

Internal 1V2 LDO enable (HI enables the regulator)

VDIG

RESET_N

I-SCH-

PU20

Master reset for digital core

VDIG

EXTCLK_EN

I-PD5

External clock enable input

VDIG

SDA

I/O

I2C-style data

VDIG

VD6640 Datenblatt(PDF) 14 Page - STMicroelectronics

VD6640 Datenblatt(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL