FXLS8964AF datasheet(80/98 Pages) NXP

80 / 98 page

NXP Semiconductors

FXLS8964AF

3-Axis Low-g Accelerometer

FXLS8964AF

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 2 — 30 October 2020

80 / 98

N–1

N+1

ADC sample

Decimator output

Decimator ODR

I2C write ref_upd

ref_upd

Previous reference

SDCD compare using previous reference and decimator data N

Reference is updated after comparison with decimator data N

SDCD compare using updated reference and decimator data N = 1

Updated reference with decimator data N

Figure 24. SDCD REF_UPD timing diagram

13.31.5 SDCD_OT_DBCNT register (address 31h)

Debounce count threshold register for SDCD outside-of-thresholds condition event

detection.

The timer count period is equal to the selected ODR period in LPM and HPM modes, and

to the effective ODR period (measurement + idle time) in FPM.

This register sets the minimum number of debounce counts needed to recognize the

SDCD outside-of-threshold function event condition as true.

A transition from Standby to Active, Active to Standby, or Auto-WAKE/SLEEP mode

change resets the internal counter.

Table 103. SDCD_OT_DBCNT register (address 31h) bit allocation

Bit

Name

SDCD_OT_DBCNT[7:0]

Reset (BT_MODE = GND)

Reset (BT_MODE = VDD)

Access

R/W

Table 104. SDCD_OT_DBCNT register (address 31h) bit description

Field

Description

7:0

SDCD_OT_

DBCNT[7:0]

This value defines the minimum number of debounce counts required for the detection of an outside-

of-thresholds condition. The OT_DBCNTM bit determines the behavior of the counter when the

condition of interest is false. The time step for the counter is the same as the selected ODR period (or

effective ODR period in FPM).

13.31.6 SDCD_WT_DBCNT register (address 32h)

Debounce count threshold register for SDCD within-thresholds condition event detection.

The timer count period is equal to the selected ODR period in LPM and HPM modes, and

to the effective ODR period (measurement + idle time) in FPM.

FXLS8964AF Datenblatt(PDF) 80 Page - NXP Semiconductors

FXLS8964AF Datenblatt(HTML) 80 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datenblatt Download

Link URL