| Datenblatt-Suchmaschine für elektronische Bauteile |
|
STA335BWSQS Datenblatt(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA335BWSQS Datenblatt(HTML) 27 Page - STMicroelectronics |
|
27 / 70 page ![]() STA335BWSQS Register description 27/70 6.1.4 Thermal warning adjustment bypass The on-chip STA335BWSQS power output block provides feedback to the digital controller using inputs to the power control block. The TWARN input is used to indicate a thermal warning condition. When TWARN is asserted (set to 0) for a period of time greater than 400 ms, the power control block forces a -3 dB output limit (determined by TWOCL in the coefficient RAM) to the modulation limit in an attempt to eliminate the thermal warning condition. Once the thermal warning output limit adjustment is applied, it remains in this state until reset, unless FDRB = 0. 6.1.5 Fault detect recovery bypass The on-chip STA335BWSQS power output block provides feedback to the digital controller using inputs to the power control block. The FAULT input is used to indicate a fault condition (either over-current or thermal). When FAULT is asserted (set to 0), the power control block attempts a recovery from the fault by asserting the 3-state output (setting it to 0 which directs the power output block to begin recovery), holds it at 0 for period of time in the range of 0.1 ms to 1 s as defined by the fault-detect recovery constant register (FDRC registers 0x29, 0x2A), then toggles it back to 1. This sequence is repeated as log as the fault indication exists. This feature is enabled by default but can be bypassed by setting the FDRB control bit to 1. 6.2 Configuration register B (addr 0x01) 6.2.1 Serial audio input interface format Table 14. TWAB Bit RW RST Name Description 6RW 1 TWAB 0: Thermal warning adjustment enabled 1: Thermal warning adjustment disabled Table 15. FDRB Bit RW RST Name Description 7RW 0 FDRB 0: fault detect recovery enabled 1: fault detect recovery disabled D7 D6 D5 D4 D3 D2 D1 D0 C2IM C1IM DSCKE SAIFB SAI3 SAI2 SAI1 SAI0 1 0 0 0 000 0 Table 16. SAI Bit RW RST Name Description 0 RW 0 SAI0 Determines the interface format of the input serial digital audio interface. 1 RW 0 SAI1 2 RW 0 SAI2 3 RW 0 SAI3 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |