| Datenblatt-Suchmaschine für elektronische Bauteile |
|
LTC2445 Datenblatt(PDF) 20 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2445 Datenblatt(HTML) 20 Page - Linear Technology |
|
20 / 28 page ![]() LTC2444/LTC2445/ LTC2448/LTC2449 20 sn2444589 2444589fs If CS remains LOW longer than tEOCtest, the first rising edge of SCK will occur and the conversion result is serially shifted out of the SDO pin. The data output cycle begins on this first rising edge of SCK and concludes after the 32nd rising edge. Data is shifted out the SDO pin on each falling edge of SCK. The internally generated serial clock is output to the SCK pin. This signal may be used to shift the conversion result into external circuitry. EOC can be latched on the first rising edge of SCK and the last bit of the conversion result on the 32nd rising edge of SCK. After the 32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays HIGH and a new conversion starts. Typically, CS remains LOW during the data output state. However, the data output state may be aborted by pulling CS HIGH anytime between the first and 32nd rising edge APPLICATIO S I FOR ATIO Figure 8. Internal Serial Clock, Reduced Data Output Length CS SCK SDI SDO BUSY 12345 6 15 MSB BIT 28 BIT 27 BIT 26 BIT 25 SIG BIT 29 “0” BIT 30 EOC Hi-Z Hi-Z BIT 31 2444 F09 CONVERSION SLEEP SLEEP DATA OUTPUT DATA OUTPUT CONVERSION CONVERSION TEST EOC DON'T CARE DON'T CARE DON'T CARE <tEOC(TEST) <tEOC(TEST) VCC FO REF+ REF– CH0 CH7 CH8 CH15 COM SCK SDI SDO CS GND 28 35 29 30 8 15 16 23 7 38 37 1,4,5,6,31,32,33 36 34 REFERENCE VOLTAGE 0.1V TO VCC ANALOG INPUTS 2 = EXTERNAL OSCILLATOR = INTERNAL OSCILLATOR 1µF 2.7V TO 5.5V LTC2448 4-WIRE SPI INTERFACE • • • • • • • • • • • • BUSY of SCK, see Figure 8. On the rising edge of CS, the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 32 bits of output data, aborting an invalid conversion cycle, or synchronizing the start of a conversion. Thirteen serial input data bits are required in order to properly program the speed/resolution and input channel. If the data output sequence is aborted prior to the 13th rising edge of SCK, the new input data is ignored, and the previously selected speed/resolution and channel are used for the next conversion cycle. If a new channel is being programmed, the rising edge of CS must come after the 14th falling edge of SCK in order to store the data input sequence. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |