Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

PCF8883US/7EA/1 Datenblatt(PDF) 6 Page - NXP Semiconductors

Teilenummer PCF8883US/7EA/1
Bauteilbeschribung  Capacitive touch/proximity switch with auto-calibration, large voltage operating range, and very low power consumption
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8883US/7EA/1 Datenblatt(HTML) 6 Page - NXP Semiconductors

Back Button PCF8883US/7EA/1 Datasheet HTML 2Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 3Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 4Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 5Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 6Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 7Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 8Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 9Page - NXP Semiconductors PCF8883US/7EA/1 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 35 page
background image
PCF8883
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet
Rev. 4.1 — 14 September 2016
6 of 35
NXP Semiconductors
PCF8883
Capacitive touch/proximity switch with auto-calibration
8.
Functional description
Figure 4 and Figure 5 show the functional principle of the PCF8883.
The discharge time (tdch) of a chip-internal RC timing circuit, to which the external sensing
plate is connected via pin IN, is compared to the discharge time (tdch(ref)) of a second
chip-internal reference RC timing circuit. Both RC timing circuits are periodically charged
from VDD(INTREGD) via identical switches and then discharged via a resistor to ground
(VSS). Both switches are synchronized.
The charge-discharge cycle is governed by the sampling rate (fs). If the voltage of one of
the RC timing circuits falls below the internal reference voltage Vref, the respective
comparator output becomes LOW. The logic following the comparators determines which
comparator switches first. If the upper (reference) comparator switches, then a pulse is
given on CUP. If the lower (input) comparator switches first, then a pulse is given on CDN
(see Figure 4).
The pulses control the charge on the external capacitor CCPC on pin CPC. Every time a
pulse is given on CUP, capacitor CCPC is charged from VDD(INTREGD) for a fixed time
causing the voltage on CCPC to rise. Likewise when a pulse occurs on CDN, capacitor
CCPC is connected to a current sink to ground for a fixed time causing the voltage on CCPC
to fall.
Fig 4.
Functional diagram of the sensor logic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com