STA380WS datasheet(23/48 Pages) STMICROELECTRONICS

23 / 48 page

DocID024426 Rev 1

23/48

STA380WS

6.1

Configuration registers (addr 0x00 to 0x05)

6.1.1

Configuration register A (addr 0x00)

Master clock select

The STA380WS supports sample rates of 32 kHz, 44.1 kHz, 48 KHz, 88.2 kHz, 96 kHz,

176.4 kHz, and 192 kHz. Therefore the internal clock is:



32.768 MHz for 32 kHz



45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz



49.152 MHz for 48 kHz, 96 kHz, and 192 kHz

The external clock frequency provided to the XTI pin must be a multiple of the input sample

frequency (fS).

The relationship between the input clock and the input sample rate is determined by both

the MCSx and the IR (input rate) register bits. The MCSx bits determine the PLL factor

generating the internal clock and the IR bit determines the oversampling ratio used

internally.

FDRB

TWAB

TWRB

IR1

IR0

MCS2

MCS1

MCS0

01100011

Table 9. Master clock select

Bit

R/W

RST

Name

Description

R/W

MCS0

Master clock select: Selects the ratio between the

input I2S sample frequency and the input clock.

R/W

MCS1

R/W

MCS2

Table 10. MCS bits

Input sample rate

fS (kHz)

MCS[2:0]

101

100

011

010

001

000

32, 44.1, 48

576 * fS

128 * fS

256 * fS

384 * fS 512 * fS 768 * fS

88.2, 96

64 * fS

128 * fS

192 * fS 256 * fS 384 * fS

176.4, 192

32 * fS

64 * fS

96 * fS 128 * fS 192 * fS

Obsolete

Product(s)

- Obsolete

Product(s)

STA380WS Datenblatt(PDF) 23 Page - STMicroelectronics

STA380WS Datenblatt(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datenblatt Download

Link URL