| Datenblatt-Suchmaschine für elektronische Bauteile |
|
BD9DA00MF Datenblatt(PDF) 3 Page - Rohm |
|
|
|||||||||||||||||||||||||||||
BD9DA00MF Datenblatt(HTML) 3 Page - Rohm |
|
3 / 53 page ![]() 3/50 BD9DA00MF Datasheet TSZ02201-0J2J0AB01940-1-2 © 2025 ROHM Co., Ltd. All rights reserved. 18.Mar.2025 Rev.001 www.rohm.com TSZ22111 • 15 • 001 Pin Configuration (TOP VIEW) 1 2 9 PGD AGND BST 3 4 5 6 7 8 ILIM MODE SS/REF RGND FB EN 12 13 14 11 10 VCC PGND PGND PGND PGND PGND PGND PGND PGND Pin Descriptions Pin No. Pin Name Function 1 BST Pin for bootstrap. Connect a bootstrap capacitor of 0.1 µF (Typ) between the BST pin and the SW pin. The voltage of this capacitor is the gate drive of the High-Side FET. 2 AGND Ground pin for the control circuit. 3 ILIM Current limit value setting pin. For the setting method, refer to Selection of Components Externally Connected 7. OCP Setting Resister. 4 MODE Switching control mode setting pin. For the setting method, refer to Function Explanations 1. Basic Operation (11) Control Mode Selectable Function 5 SS/REF Soft start time setting pin and Reference voltage setting pin. 6 RGND Remote sense ground pin. It is also used as a ground for the internal reference voltage. If the remote sense function is not used, connect this pin to AGND. 7 FB Output voltage feedback pin. For the setting method, refer to Selection of Components Externally Connected 3. Output Voltage Setting. 8 EN Enable pin. The device starts up with setting VEN to 1.22 V (Typ) or more. The device enters the shutdown mode with setting VEN to 1.02 V (Typ) or less. This pin must not be left open. 9 PGD Power Good pin. This pin is an open drain output that requires a pull-up resistor. If not used, this pin can be left floating or connected to the ground. 10, 14 VIN Power supply pins. 11 PGND Ground pins for the output stage of the switching regulator. 12 VCC 3.0 V (Typ) output power supply pin for the internal circuit. Connect a ceramic capacitor of 1.0 µF (Typ). Do not connect to any external loads except the MODE pin and a pull-up resistor for the PGD pin. It is also possible to apply voltage externally to this pin. 13 SW Switch pin. This pin is connected to the source of the High-Side FET and the drain of the Low- Side FET. Connect a 0.1 µF bootstrap capacitor between this pin and the BST pin. Additionally, please connect an output LC filter to this pin. For the output LC filter setting method, refer to Selection of Components Externally Connected 2. Output LC Filter. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |