H8SXSLASH1663R datasheet(452/1504 Pages) RENESAS

452 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 420 of 1468

REJ09B0412-0200

(2)

XY Conversion Using Offset

Figure 10.19 shows the XY conversion using the offset addition in repeat transfer mode.

Data 1

Data 2

Data 3

Data 4

Data 5

Data 11

Data 12

Data 16

Data 15

Data 14

Data 13

Data 10

Data 9

Data 8

Data 7

Data 6

Data 1

Data 5

Data 9

Data 13

Data 2

Data 11

Data 15

Data 12

Data 8

Data 4

Data 7

Data 3

Data 14

Data 10

Data 6

1st transfer

2nd transfer

3rd transfer

4th transfer

1st transfer

2nd transfer

3rd transfer

4th transfer

Data 1

Data 2

Data 3

Data 4

Data 15

Data 5

Data 11

Data 12

Data 16

Data 14

Data 13

Data 10

Data 9

Data 8

Data 7

Data 6

Data 1

Data 2

Data 3

Data 4

Data 15

Data 5

Data 11

Data 12

Data 16

Data 14

Data 13

Data 10

Data 9

Data 8

Data 7

Data 6

Data 1

Data 2

Data 3

Data 4

Data 15

Data 5

Data 11

Data 12

Data 16

Data 14

Data 13

Data 10

Data 9

Data 8

Data 7

Data 6

Data 1

Data 5

Data 9

Data 13

Data 12

Data 2

Data 11

Data 15

Data 16

Data 8

Data 4

Data 7

Data 3

Data 14

Data 10

Data 6

Transfer

Interrupt

request

generated

Interrupt

request

generated

Address

initialized

Interrupt

request

generated

Address

initialized

Transfer source

addresses

changed

by CPU

Transfer source

addresses

changed

by CPU

Offset

Figure 10.19 XY Conversion Operation Using Offset Addition in Repeat Transfer Mode

In figure 10.19, the source address side is specified to the repeat area by DACR and the offset

addition is selected. The offset value is set to 4

× data access size (when the data access size is

longword, H'00000010 is set in DOFR, as an example). The repeat size is set to 4

× data access

size (when the data access size is longword, the repeat size is set to 4

× 4 = 16 bytes, as an

example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination address.

A repeat size end interrupt is requested when the RPTIE bit in DACR is set to 1 and the repeat

size of transfers is completed.

H8SX/1663R Datenblatt(PDF) 452 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 452 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL