H8SXSLASH1663R datasheet(454/1504 Pages) RENESAS

454 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 422 of 1468

REJ09B0412-0200

(3)

Offset Subtraction

When setting the negative value in DOFR, the offset value must be 2's complement. The 2's

complement is obtained by the following formula.

2's complement of offset = 1 + ~offset (~: bit inversion)

Example:

2's complement of H'0001FFFF

= H'FFFE0000 + H'00000001

= H'FFFE0001

The value of 2's complement can be obtained by the NEG.L instruction.

10.5.7

The DMAC registers are updated by a DMA transfer. The value to be updated differs according to

the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTCR, bits

BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMDR.

(1)

DMA Source Address Register

When the transfer source address set in DSAR is accessed, the contents of DSAR are output and

then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When SAT1 and

SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added with the

offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT0 = B'11,

the address is decremented. The size of increment or decrement depends on the data access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 and DTSZ0

= B'00, the data access size is byte and the address is incremented or decremented by 1. When

DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or

decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and the

address is incremented or decremented by 4. Even if the access data size of the source address is

word or longword, when the source address is not aligned with the word or longword boundary,

the read bus cycle is divided into byte or word cycles. While data of one word or one longword is

being read, the size of increment or decrement is changing according to the actual data access size,

for example, +1 or +2 for byte or word data. After one word or one longword of data is read, the

address when the read cycle is started is incremented or decremented by the value according to

bits SAT1 and SAT0.

H8SX/1663R Datenblatt(PDF) 454 Page - Renesas Technology Corp