ATmega162 datasheet(54/324 Pages) ATMEL

54 / 324 page

2513K–AVR–07/09

ATmega162/V

In the same operation, write a logic one to WDCE and WDE. A logic one must be written

to WDE even though it is set to one before the disable operation starts.

Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.

In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm

described above. See “Timed Sequences for Changing the Configuration of the Watchdog

Timer” on page 56.

• Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watch-

dog Timer is enabled. The different prescaling values and their corresponding Timeout Periods

are shown in Table 23.

Table 23. Watchdog Timer Prescale Select

WDP2

WDP1

WDP0

Number of WDT

Oscillator Cycles

Typical Time-out

at VCC = 3.0V

Typical Time-out

at VCC = 5.0V

16K (16,384)

17 ms

16 ms

32K (32,768)

34 ms

33 ms

65K (65,536)

69 ms

65 ms

128K (131,072)

0.14 s

0.13 s

256K (262,144)

0.27 s

0.26 s

512K (524,288)

0.55 s

0.52 s

1,024K (1,048,576)

1.1 s

1.0 s

2,048K (2,097,152)

2.2 s

2.1 s

ATmega162 Datenblatt(PDF) 54 Page - ATMEL Corporation

ATmega162 Datenblatt(HTML) 54 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL