MPC8536BVTATH datasheet(121/128 Pages) FREESCALE

121 / 128 page

Guidelines for High-Speed Interface Termination

MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

121

Figure 79. COP Connector Physical Pinout

3.11

Guidelines for High-Speed Interface Termination

3.11.1

SerDes1 Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section. However,

the SerDes must always have power applied to its supply pins. See SerDes1 in Table 1 for details.

The following pins must be left unconnected (float):

•

SD1_TX[7:0]

•

SD1_TX[7:0]

•

Reserved pins T22, T23

The following pins must be connected to XGND:

•

SD1_RX[7:0]

•

SD1_RX[7:0]

•

SD1_REF_CLK

•

SD1_REF_CLK

The POR configuration pin cfg_io_ports[0:2] on TSEC3_TXD[6:3] can be used to power down SerDes 1 block for power

saving. Note that both SVDD and XVDD must remain powered.

3.11.2

SerDes 1 Interface Partly Unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as

described in this section.

The following pins must be left unconnected (float) if not used:

•

SD1_TX[7:0]

•

SD1_TX[7:0]

•

Reserved pins: T22, T23

KEY

No pin

COP_TDO

COP_TDI

COP_TRST

COP_VDD_SENSE

COP_CHKSTP_IN

GND

COP_TCK

COP_TMS

COP_SRESET

COP_HRESET

COP_CHKSTP_OUT

MPC8536BVTATH Datenblatt(PDF) 121 Page - Freescale Semiconductor, Inc

MPC8536BVTATH Datenblatt(HTML) 121 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL