Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8952ECS/RV Datenblatt(PDF) 43 Page - Wolfson Microelectronics plc

Teilenummer WM8952ECS/RV
Bauteilbeschribung  Mono ADC with Microphone Pre-amplifier
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8952ECS/RV Datenblatt(HTML) 43 Page - Wolfson Microelectronics plc

Back Button WM8952ECS/RV Datasheet HTML 39Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 40Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 41Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 42Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 43Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 44Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 45Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 46Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 47Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 72 page
background image
Pre Production
WM8952
w
PP, Rev 3.1, June 2011
43
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6
Clock
generation
control
8
CLKSEL
1
Controls the source of the clock for all
internal operation:
0=MCLK
1=PLL output
7:5
MCLKDIV
010
Sets the scaling for either the MCLK or
PLL clock output (under control of
CLKSEL)
000=divide by 1
001=divide by 1.5
010=divide by 2
011=divide by 3
100=divide by 4
101=divide by 6
110=divide by 8
111=divide by 12
4:2
BCLKDIV
000
Configures the BCLK and FRAME output
frequency, for use when the chip is
master over BCLK.
000=divide by 1 (BCLK=MCLK)
001=divide by 2 (BCLK=MCLK/2)
010=divide by 4
011=divide by 8
100=divide by 16
101=divide by 32
110=reserved
111=reserved
0
MS
0
Sets the chip to be master over FRAME
and BCLK
0=BCLK and FRAME clock are inputs
1=BCLK and FRAME clock are outputs
generated by the WM8952 (MASTER)
Table 30 Clock Control
AUDIO SAMPLE RATES
The WM8952 sample rates are set using the SR register bits. The cut-offs for the digital filters and
the ALC attack/decay times stated are determined using these values and assume a 256fs master
clock rate.
If a sample rate that is not explicitly supported by the SR register settings is required then the
closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack,
decay and hold times will scale appropriately.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
control
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Table 31 Sample Rate Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com