AD9517-1ASLASHPCBZ datasheet(11/80 Pages) AD

11 / 80 page

Data Sheet

AD9517-1

Rev. E | Page 11 of 80

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING INTERNAL VCO)

Table 8.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVPECL OUTPUT ABSOLUTE TIME JITTER

Application example based on a typical setup

where the reference source is clean, so a wider PLL

loop bandwidth is used; reference = 15.36 MHz;

R = 1

VCO = 2.46 GHz; LVPECL = 491.52 MHz; PLL LBW = 55 kHz

142

fs rms

Integration BW = 200 kHz to 10 MHz

370

fs rms

Integration BW = 12 kHz to 20 MHz

VCO = 2.46 GHz; LVPECL = 122.88 MHz; PLL LBW = 55 kHz

145

fs rms

Integration BW = 200 kHz to 10 MHz

356

fs rms

Integration BW = 12 kHz to 20 MHz

VCO = 2.46 GHz; LVPECL = 61.44 MHz; PLL LBW = 55 kHz

195

fs rms

Integration BW = 200 kHz to 10 MHz

402

fs rms

Integration BW = 12 kHz to 20 MHz

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK CLEANUP USING INTERNAL VCO)

Table 9.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVPECL OUTPUT ABSOLUTE TIME JITTER

Application example based on a typical

setup where the reference source is jittery,

so a narrower PLL loop bandwidth is used;

reference = 10.0 MHz; R = 20

VCO = 2.49 GHz; LVPECL = 622.08 MHz; PLL LBW = 125 Hz

745

fs rms

Integration BW = 12 kHz to 20 MHz

VCO = 2.49 GHz; LVPECL = 155.52 MHz; PLL LBW = 125 Hz

712

fs rms

Integration BW = 12 kHz to 20 MHz

VCO = 2.46 GHz; LVPECL = 122.88 MHz; PLL LBW = 125 Hz

700

fs rms

Integration BW = 12 kHz to 20 MHz

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING EXTERNAL VCXO)

Table 10.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVPECL OUTPUT ABSOLUTE TIME JITTER

Application example based on a typical

setup using an external 245.76 MHz VCXO

(Toyocom TCO-2112); reference = 15.36 MHz;

R = 1

LVPECL = 245.76 MHz; PLL LBW = 125 Hz

fs rms

Integration BW = 200 kHz to 5 MHz

fs rms

Integration BW = 200 kHz to 10 MHz

109

fs rms

Integration BW = 12 kHz to 20 MHz

LVPECL = 122.88 MHz; PLL LBW = 125 Hz

fs rms

Integration BW = 200 kHz to 5 MHz

114

fs rms

Integration BW = 200 kHz to 10 MHz

163

fs rms

Integration BW = 12 kHz to 20 MHz

LVPECL = 61.44 MHz; PLL LBW = 125 Hz

124

fs rms

Integration BW = 200 kHz to 5 MHz

176

fs rms

Integration BW = 200 kHz to 10 MHz

259

fs rms

Integration BW = 12 kHz to 20 MHz

AD9517-1A/PCBZ Datenblatt(PDF) 11 Page - Analog Devices

AD9517-1A/PCBZ Datenblatt(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datenblatt Download

Link URL