Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

IO13PDB0V0 Datenblatt(PDF) 64 Page - Microsemi Corporation

Teilenummer IO13PDB0V0
Bauteilbeschribung  SmartFusion Customizable System-on-Chip (cSoC)
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO13PDB0V0 Datenblatt(HTML) 64 Page - Microsemi Corporation

Back Button IO13PDB0V0 Datasheet HTML 60Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 61Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 62Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 63Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 64Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 65Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 66Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 67Page - Microsemi Corporation IO13PDB0V0 Datasheet HTML 68Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 197 page
background image
SmartFusion DC and Switching Characteristics
2- 52
R e v i sio n 1 2
Timing Characteristics
Figure 2-20 • Input DDR Timing Diagram
tDDRICLR2Q2
tDDRIREMCLR
tDDRIRECCLR
tDDRICLR2Q1
12
3
4
5
6
7
8
9
CLK
Data
CLR
Out_QR
Out_QF
tDDRICLKQ1
2
4
6
3
5
7
tDDRIHD
tDDRISUD
tDDRICLKQ2
Table 2-75 • Input DDR Propagation Delays
Worst Commercial-Case Conditions: TJ = 85°C, Worst Case VCC = 1.425 V
Parameter
Description
–1
Units
tDDRICLKQ1
Clock-to-Out Out_QR for Input DDR
0.39
ns
tDDRICLKQ2
Clock-to-Out Out_QF for Input DDR
0.28
ns
tDDRISUD
Data Setup for Input DDR
0.29
ns
tDDRIHD
Data Hold for Input DDR
0.00
ns
tDDRICLR2Q1
Asynchronous Clear-to-Out Out_QR for Input DDR
0.58
ns
tDDRICLR2Q2
Asynchronous Clear-to-Out Out_QF for Input DDR
0.47
ns
tDDRIREMCLR
Asynchronous Clear Removal time for Input DDR
0.00
ns
tDDRIRECCLR
Asynchronous Clear Recovery time for Input DDR
0.23
ns
tDDRIWCLR
Asynchronous Clear Minimum Pulse Width for Input DDR
0.22
ns
tDDRICKMPWH
Clock Minimum Pulse Width High for Input DDR
0.36
ns
tDDRICKMPWL
Clock Minimum Pulse Width Low for Input DDR
0.32
ns
FDDRIMAX
Maximum Frequency for Input DDR
350
MHz
Note:
For derating values at specific junction temperature and voltage-supply levels, refer to Table 2-7 on page 2-9 for
derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com