15

LT1680

The input bypass capacitors generally have less ripple

current than the output bypass capacitors as the input

current in a boost converter is continuous. Input bypass

capacitor selection can be made using ripple current

ratings. Peak-to-peak ripple current is equal to the induc-

tor ripple current (

Efficiency Considerations and Heat Dissipation

High output power applications create an inherent con-

cern regarding power dissipation in regulator compo-

nents. Although high efficiencies are achieved using the

LT1680, the power dissipated in the regulator climbs to

relatively high values when the load draws large amounts

of power. Even at 90% efficiency, a 500W application has

conversion loss of 55W.

inductor series resistance can generate substantial con-

version loss under high current conditions. Generally, the

proportional to the steady-state duty cycle, or conduction

time of the switch. For example, in a 5V to 48V boost

converter, the duty cycle is:

DC = 1 – 5/48

≈ 90%

The FET switch conducts inductor current for almost 90%

of the cycle time, and thus may require increased consid-

Gate Drive Buffer

The LT1680 is designed to drive relatively large capacitive

loads. However, in certain applications, efficiency im-

provements can be realized by adding an external buffer

stage to drive the gate of the FET switch. When the switch

gate loads the driver output such that rise/fall times

exceed 100ns, buffers can sometimes result in efficiency

gains. Buffers can also reduce effects of back injection into

the gate driver output due to coupling of switch node

Optimizing Transient Response–

Compensation Component Values

The dominant compensation point for an LT1680 con-

capacitor ESR, input voltage, load current, etc. make for an

empirical method of optimizing loop response for a spe-

cific set of conditions.

Loop response can be observed by injecting a step change

in load current. This can be achieved by using a switchable

load. With the load switching, the transient response of the

output voltage can be observed with an oscilloscope.

Iterating through RC combinations will yield optimized

response. Refer to Application Note 19 in the

1990 Linear

Applications Handbook, Volume 1 for more information.

Dimensions in inches (millimeters) unless otherwise noted.

N Package

16-Lead PDIP (Narrow 0.300)

(LTC DWG # 05-08-1510)

Information furnished by Linear Technology Corporation is believed to be accurate and reliable.

However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-

tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

N16 1197

0.009 – 0.015

(0.229 – 0.381)

0.300 – 0.325

(7.620 – 8.255)

0.325

+0.035

–0.015

+0.889

–0.381

8.255

()

0.255

± 0.015*

(6.477

± 0.381)

0.770*

(19.558)

MAX

16

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

0.020

(0.508)

MIN

0.125

(3.175)

MIN

0.130

± 0.005

(3.302

± 0.127)

0.065

(1.651)

TYP

0.045 – 0.065

(1.143 – 1.651)

0.018

± 0.003

(0.457

± 0.076)

0.100

± 0.010

(2.540

± 0.254)

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)