AD15700SLASHPCB datasheet(7/44 Pages) AD

7 / 44 page

REV. A

AD15700

–7–

14-BIT DAC TIMING CHARACTERISTICS1, 2

(VDD = 5 V,

5%, VREF = 2.5 V, AGND = DGND = 0 V. All Specifications

TA = TMIN to TMAX, unless otherwise noted).

Parameter

Limit at TMIN, TMAX All Versions

Unit

Description

fSCLK

MHz max

SCLK Cycle Frequency

ns min

SCLK Cycle Time

ns min

SCLK High Time

ns min

SCLK Low Time

ns min

CS_DAC Low to SCLK High Setup

ns min

CS_DAC High to SCLK High Setup

ns min

SCLK High to

CS_DAC Low Hold Time

ns min

SCLK High to

CS_DAC High Hold Time

ns min

Data Setup Time

ns min

Data Hold Time

t10

ns min

CS_DAC High Time between Active Periods

NOTES

1Guaranteed by design. Not production tested.

2Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with tr = tf = 5 ns (10% to 90%

of 3 V and timed from a voltage level of 1.6 V).

Specifications subject to change without notice.

DB13

DB0

DIN

CS_DAC

SCLK

Figure 3. Timing Diagram

AD15700/PCB Datenblatt(PDF) 7 Page - Analog Devices

AD15700/PCB Datenblatt(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datenblatt Download

Link URL