Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

WM8281ECS/R Datenblatt(PDF) 272 Page - Cirrus Logic

Teilenummer WM8281ECS/R
Bauteilbeschribung  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R Datenblatt(HTML) 272 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 268Page - Cirrus Logic WM8281ECS/R Datasheet HTML 269Page - Cirrus Logic WM8281ECS/R Datasheet HTML 270Page - Cirrus Logic WM8281ECS/R Datasheet HTML 271Page - Cirrus Logic WM8281ECS/R Datasheet HTML 272Page - Cirrus Logic WM8281ECS/R Datasheet HTML 273Page - Cirrus Logic WM8281ECS/R Datasheet HTML 274Page - Cirrus Logic WM8281ECS/R Datasheet HTML 275Page - Cirrus Logic WM8281ECS/R Datasheet HTML 276Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 392 page
background image
WM8281
272
Rev 4.0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
2:0
OPCLK_SEL
[2:0]
000
OPCLK Source Frequency
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
All other codes are Reserved
The frequencies in brackets apply for
44.1kHz-related SYSCLK rates only (ie.
SAMPLE_RATE_n = 01XXX).
The OPCLK Source Frequency must be
less than or equal to the SYSCLK
frequency.
R330
(014Ah)
Output
async
clock
15
OPCLK_ASYNC_
ENA
0
OPCLK_ASYNC Enable
0 = Disabled
1 = Enabled
7:3
OPCLK_ASYNC_
DIV [4:0]
00h
OPCLK_ASYNC Divider
00h = Divide by 1
01h = Divide by 1
02h = Divide by 2
03h = Divide by 3
…
1Fh = Divide by 31
2:0
OPCLK_ASYNC_
SEL [2:0]
000
OPCLK_ASYNC Source Frequency
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
All other codes are Reserved
The frequencies in brackets apply for
44.1kHz-related ASYNCCLK rates only
(ie. ASYNC_SAMPLE_RATE_n =
01XXX).
The OPCLK_ASYNC Source Frequency
must be less than or equal to the
ASYNCCLK frequency.
R338
(0152h)
Rate
Estimator
1
4
TRIG_ON_STAR
TUP
0
Automatic Sample Rate Detection Start-
Up select
0 = Do not trigger Write Sequence on
initial detection
1 = Always trigger the Write Sequencer on
sample rate detection
3:1
LRCLK_SRC
[2:0]
000
Automatic Sample Rate Detection source
000 = AIF1RXLRCLK
001 = AIF1TXLRCLK
010 = AIF2RXLRCLK
011 = AIF2TXLRCLK
100 = AIF3RXLRCLK
101 = AIF3TXLRCLK
110 = Reserved
111 = Reserved
0
RATE_EST_ENA
0
Automatic Sample Rate Detection control
0 = Disabled
1 = Enabled
R339
(0153h)
Rate
Estimator
2
4:0
SAMPLE_RATE_
DETECT_A [4:0]
00h
Automatic Detection Sample Rate A
(Up to four different sample rates can be
configured for automatic detection.)
Register coding is same as
SAMPLE_RATE_n.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com