| Datenblatt-Suchmaschine für elektronische Bauteile |
|
WM8281ECS/R Datenblatt(PDF) 300 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8281ECS/R Datenblatt(HTML) 300 Page - Cirrus Logic |
|
300 / 392 page ![]() WM8281 300 Rev 4.0 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R110 (006Eh) Trigger Sequence Select 32 8:0 WSEQ_DRC1_SI G_DET_RISE_IN DEX [8:0] 1FFh DRC1 Signal Detect (Rising) Write Sequence start index This field contains the index location in the sequencer memory of the first command in the sequence associated with DRC1 Signal Detect (Rising) detection. Valid from 0 to 509 (1FDh). R111 (006Fh) Trigger Sequence Select 33 8:0 WSEQ_DRC1_SI G_DET_FALL_IN DEX [8:0] 1FFh DRC1 Signal Detect (Falling) Write Sequence start index This field contains the index location in the sequencer memory of the first command in the sequence associated with DRC1 Signal Detect (Falling) detection. Valid from 0 to 509 (1FDh). Table 119 Write Sequencer Control - DRC Signal Detect BOOT SEQUENCE The WM8281 executes a Boot Sequence following Power-On Reset (POR), Hardware Reset, Software Reset or Wake-Up (from Sleep mode). See “Power-On Reset (POR)” and “Hardware Reset, Software Reset, Wake-Up, and Device ID” for further details. The Boot Sequence configures the WM8281 with factory-set trim (calibration) data. Space is allocated within the Boot Sequence memory to allow user-configurable register operations to be added (eg. to automatically enable SYSCLK as part of the Boot Sequence). Further details of the sequencer memory are provided later in this section. Note that all control sequences are maintained in the sequencer memory through Hardware Reset, Software Reset and in Sleep mode. If the Boot Sequence is programmed to enable SYSCLK, note that the default SYSCLK frequency must be used. If a different SYSCLK frequency is required, this must be configured after the Boot Sequence has completed. The start index location of the the Boot Sequence is 384 (180h). Index locations 384 (180h) to 399 (18Fh) are available for any user-configured Boot Sequence requirements. The Boot Sequence can be commanded at any time by writing ‘1’ to the WSEQ_BOOT_START bit. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R24 (0018h) Write Sequencer Ctrl 2 1 WSEQ_BOOT_S TART 0 Writing a 1 to this bit starts the write sequencer at the index location configured for the Boot Sequence. The Boot Sequence start index is 384 (180h). Table 120 Write Sequencer Control - Boot Sequence SEQUENCER OUTPUTS AND READBACK The status of the Write Sequencer can be read using the WSEQ_BUSY and WSEQ_CURRENT_INDEX registers, as described in Table 121. When the WSEQ_BUSY bit is asserted, this indicates that the Write Sequencer is busy. The index address of the most recent Write Sequencer command can be read from the WSEQ_CURRENT_INDEX field. This can be used to provide a precise indication of the Write Sequencer progress. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |