Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ECT25S40 Datenblatt(PDF) 18 Page - E-CMOS Corporation

Teilenummer ECT25S40
Bauteilbeschribung  4M BIT SPI NOR FLASH
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  E-CMOS [E-CMOS Corporation]
Direct Link  http://www.ecmos.com.tw/
Logo E-CMOS - E-CMOS Corporation

ECT25S40 Datenblatt(HTML) 18 Page - E-CMOS Corporation

Back Button ECT25S40 Datasheet HTML 14Page - E-CMOS Corporation ECT25S40 Datasheet HTML 15Page - E-CMOS Corporation ECT25S40 Datasheet HTML 16Page - E-CMOS Corporation ECT25S40 Datasheet HTML 17Page - E-CMOS Corporation ECT25S40 Datasheet HTML 18Page - E-CMOS Corporation ECT25S40 Datasheet HTML 19Page - E-CMOS Corporation ECT25S40 Datasheet HTML 20Page - E-CMOS Corporation ECT25S40 Datasheet HTML 21Page - E-CMOS Corporation ECT25S40 Datasheet HTML 22Page - E-CMOS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 46 page
background image
E-CMOS Corp. (www.ecmos.com.tw)
Page 18 of 46
4L08N-Rev.F001
ECT25S40
4M BIT SPI NOR FLASH
Write Enable for Volatile Status Register (50H)
See Figure 9, the non-volatile Status Register bits can also be written to as volatile bits. During
power up reset, the non-volatile Status Register bits are copied to a volatile version of the
Status Register that is used during device operation. This gives more flexibility to change the
System configuration and memory protection schemes quickly without waiting for the typical
non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits.
To write the volatile version of the Status Register bits, the Write Enable for Volatile Status
Register(50h) instruction must be issued prior to each Write Status Registers (01h) instruction.
Write Enable for Volatile Status Register instruction will not set the Write Enable Latch bit, it is
only valid for the next following Write Status Registers instruction, to change the volatile Status
Register bit values.
Figure 9. Write Enable for Volatile Status Register
Read Instructions
Read Data (03H)
See Figure 10, the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-
A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at
that address, is shifted out on SO, each bit being shifted out, at a Max frequency fR, during the
falling edge of SCLK. The address is automatically incremented to the next higher address
after each byte of data is shifted out allowing for a continuous stream of data. This means
that the entire memory can be accessed with a single command as long as the clock continues.
The command is completed by driving /CS high. The whole memory can be read with a
single Read Data Bytes (READ) instruction. Any Read Data Bytes (READ) instruction, while
an Erase, Program or Write cycle is in progress, is rejected without having any effects on the
cycle that is in progress. Normal read mode running up to 50MHz.
Figure 10. Read Data Bytes Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com