AT25SL128A datasheet(35/75 Pages) DIALOG

Teilenummer	AT25SL128A

Bauteilbeschribung	128-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support

PDF	75 Pages

Scroll/Zoom	100%

Hersteller	DIALOG [Dialog Semiconductor]

Direct Link	http://www.dialog-semiconductor.com/

Logo

35 / 75 page

AT25SL128A

DS-AT25SL128A–109K–02/2019

Figure 7-29. 32KB Block Erase Instruction (QPI Mode)

7.19

64KB Block Erase (D8h)

The Block Erase instruction is to erase the data of the selected block as being “1”. The instruction is used for 64K-byte

Block erase operation. Prior to the Block Erase Instruction, a Write Enable instruction must be issued. The instruction is

initiated by driving the CS pin low and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0).

(Please refer to Figure 7-30 and Figure 7-31). The CS pin must go high after the eighth bit of the last byte has been

latched in, otherwise, the Block Erase instruction will not be executed. After CS is driven high, the self-timed Block Erase

instruction will commence for a time duration of t

BE2 (See AC Characteristics).

While the Block Erase cycle is in progress, the Read Status Register instruction may still be read the status of the

BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the

device is ready to accept other instructions again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in

the Status Register is cleared to 0.

Figure 7-30. 64KB Block Erase Instruction (SPI Mode)

AT25SL128A Datenblatt(PDF) 35 Page - Dialog Semiconductor