Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

UPD161623 Datenblatt(PDF) 76 Page - NEC

Teilenummer UPD161623
Bauteilbeschribung  528 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD161623 Datenblatt(HTML) 76 Page - NEC

Back Button UPD161623 Datasheet HTML 72Page - NEC UPD161623 Datasheet HTML 73Page - NEC UPD161623 Datasheet HTML 74Page - NEC UPD161623 Datasheet HTML 75Page - NEC UPD161623 Datasheet HTML 76Page - NEC UPD161623 Datasheet HTML 77Page - NEC UPD161623 Datasheet HTML 78Page - NEC UPD161623 Datasheet HTML 79Page - NEC UPD161623 Datasheet HTML 80Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 83 page
background image
Data Sheet S15817EJ2V0DS
76
µµµµPD161623
When VDD1 = 2.5 to 3.6 V, VDD2 = 2.5 to 3.6 V, VDD2
≥≥≥≥ VDD1 (high-speed RAM write mode, valid only for writing data,
R114 = R115 = 01H)
Parameter
Symbol
Condition
MIN.
TYP.
Note
MAX.
Unit
Address hold time
tAH8
RS
0
ns
Address setup time
tAS8
RS
0
ns
System cycle time
tCYC8
125
ns
Control low-level pulse width (/WR)
tCCLW
/WR
60
ns
Control high-level pulse width (/WR)
tCCHW
/WR
30
ns
Data setup time
tDS8
D0 to D17
80
ns
Data hold time
tDH8
D0 to D17
0ns
Note TYP. values are reference values when TA = 25
°C.
Remarks 1. The input signal's rise/fall times (tr and tf) are rated as 15 ns or less.
2. All timing is rated based on 20 to 80% of VDD1.
When VDD1 = 1.7 to 2.5 V, VDD2 = 2.5 to 3.6 V, VDD2
≥≥≥≥ VDD1, (high-speed RAM write mode, valid only for writing data,
R114 = R115 = 01H)
Parameter
Symbol
Condition
MIN.
TYP.
Note
MAX.
Unit
Address hold time
tAH8
RS
0
ns
Address setup time
tAS8
RS
0
ns
System cycle time
tCYC8
167
ns
Control low-level pulse width (/WR)
tCCLW
/WR
60
ns
Control high-level pulse width (/WR)
tCCHW
/WR
50
ns
Data setup time
tDS8
D0 to D17
100
ns
Data hold time
tDH8
D0 to D17
0ns
Note TYP. values are reference values when TA = 25
°C.
Remarks 1. The input signal's rise/fall times (tr and tf) are rated as 15 ns or less.
2. All timing is rated based on 20 to 80% of VDD1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com