Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LPC47N237-MD Datenblatt(PDF) 5 Page - SMSC Corporation

Teilenummer LPC47N237-MD
Bauteilbeschribung  3.3V I/O CONTROLLER FOR PORT REPLICATORS AND DOCKING STATIONS
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47N237-MD Datenblatt(HTML) 5 Page - SMSC Corporation

  LPC47N237-MD Datasheet HTML 1Page - SMSC Corporation LPC47N237-MD Datasheet HTML 2Page - SMSC Corporation LPC47N237-MD Datasheet HTML 3Page - SMSC Corporation LPC47N237-MD Datasheet HTML 4Page - SMSC Corporation LPC47N237-MD Datasheet HTML 5Page - SMSC Corporation LPC47N237-MD Datasheet HTML 6Page - SMSC Corporation LPC47N237-MD Datasheet HTML 7Page - SMSC Corporation LPC47N237-MD Datasheet HTML 8Page - SMSC Corporation LPC47N237-MD Datasheet HTML 9Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 138 page
background image
3.3v I/O Controller for Port Replicators and Docking Stations
SMSC DS – LPC47N237
Page 5
Revision 0.3 (10-26-04)
DATASHEET
10.1
UART Power Management ............................................................................................................ 66
10.1.1
Exit Auto Powerdown ..........................................................................................................................66
10.2
Parallel Port Power Management ..................................................................................................66
10.2.1
Exit Auto Powerdown ..........................................................................................................................67
Chapter 11
Serial IRQ........................................................................................................................ 68
11.1
Timing Diagrams For SER_IRQ Cycle .......................................................................................... 68
11.1.1
SER_IRQ Cycle Control ......................................................................................................................69
11.1.2
SER_IRQ Data Frame ........................................................................................................................69
11.1.3
Stop Cycle Control ..............................................................................................................................70
11.1.4
Latency................................................................................................................................................70
11.1.5
EOI/ISR Read Latency........................................................................................................................70
11.1.6
AC/DC Specification Issue ..................................................................................................................70
11.1.7
Reset and Initialization ........................................................................................................................71
Chapter 12
PCI CLKRUN Support .................................................................................................. 72
12.1
Overview ........................................................................................................................................ 72
12.2
nCLKRUN for Serial IRQ ............................................................................................................... 72
12.3
nCLKRUN for nLDRQ .................................................................................................................... 72
12.4
Using nCLKRUN ............................................................................................................................ 72
Chapter 13
LPC General Purpose I/O .............................................................................................. 75
13.1
Description ..................................................................................................................................... 75
13.2
GPIO Control.................................................................................................................................. 75
13.3
GPIO Operation ............................................................................................................................. 76
Chapter 14
PME Support................................................................................................................... 78
Chapter 15
SMBus GPIO Block ........................................................................................................ 79
15.1
SMBus Slave Controller................................................................................................................. 79
15.1.1
SMBus Pins.........................................................................................................................................79
15.1.2
Bus Protocols ......................................................................................................................................80
Write Byte..........................................................................................................................................................80
Read Byte..........................................................................................................................................................80
15.1.3
Slave Address .....................................................................................................................................80
15.1.4
Invalid Protocol Response Behavior....................................................................................................81
15.1.5
General Call Address Response .........................................................................................................81
15.1.6
Slave Device Time-Out .......................................................................................................................81
15.1.7
Stretching the SCLK Signal.................................................................................................................81
15.1.8
SMBus Timing.....................................................................................................................................81
15.1.9
Bus Reset Sequence ..........................................................................................................................81
15.1.10
SMBus Alert Response .......................................................................................................................82
15.2
SMBus Isolation Logic ................................................................................................................... 82
15.3
SMBus Controlled GPIOs .............................................................................................................. 83
15.3.1
GPIO Pins ...........................................................................................................................................84
15.4
SMBus GPIO Registers ................................................................................................................. 84
15.4.1
Direction Registers..............................................................................................................................84
15.4.2
Output Type Registers ........................................................................................................................84
15.4.3
Data Registers ....................................................................................................................................84
15.4.4
GPIO Mask Registers .........................................................................................................................84
15.4.5
GPIO Change Status Register ............................................................................................................85
15.5
Operation of SMBus Interrupt ........................................................................................................ 85
Chapter 16
Runtime Registers........................................................................................................... 89
16.1
Runtime Registers Block Summary ............................................................................................... 89
16.2
Runtime Registers Block Description ............................................................................................89
Chapter 17
Configuration .................................................................................................................. 91
17.1
Configuration Access Ports............................................................................................................ 91



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com