AT25QL128A datasheet(17/84 Pages) DIALOG

17 / 84 page

AT25QL128A

DS-AT25QL128A–129E–01-2021

Instructions

Instructions are initiated with the falling edge of Chip Select (CS). The first byte of data clocked into the input

pins (SI or IO [3:0]) provides the instruction code. Data on the SI input is sampled on the rising edge of clock,

with most significant bit (MSB) first.

Instructions are completed with the rising edge of edge CS. Clock relative timing diagrams are included with

the description of each instruction. All read instructions can be completed after any clocked bit; however, all

instructions that Write, Program, or Erase must complete on a byte (CS driven high after a full eight bits have

been clocked); otherwise, the instruction is terminated. This feature further protects the device from inadvertent

writes. Also, while the memory is being programmed or erased, or when the Status Register is being written, all

instructions except for Read Register are ignored until the program or erase cycle has completed.

8.1

Instruction Set Tables

Table 8-1. Manufacturer and Device Identification

ID code

Instruction

Manufacturer ID

Adesto

1Fh

90h, 92h, 94h, 9Fh

Device ID

AT25QL128A

17h

90h, 92h, 94h, ABh

Memory Type ID

SPI / QPI

42h

9Fh

Capacity Type ID

128M

18h

9Fh

Table 8-2. Instruction Set Table 1 (SPI Instructions)

Instruction Byte

Clock Number

0 - 7

8 - 15

16 - 23

24 - 31

32 - 39

40 - 47

Write Enable

06h

Write Enable

(for volatile Status

registers)

50h

Write Disable

04h

Read Status Register 1

05h

SR7:SR0 (1)

Read Status Register 2

35h

SR15:SR8(2)

Write Status Register 1

01h

SR7:SR0

SR15:SR8

Write Status Register 2

31h

SR15:SR8

Read Data

03h

A23:A16

A15:A8

A7:A0

D7:D0

Fast Read Data

0Bh

A23:A16

A15:A8

A7:A0

Dummy

D7:D0

Page Program

02h

A23:A16

A15:A8

A7:A0

D7:D0 (2)

Enable QPI

38h

Block Erase (4 kbytes)

20h

A23:A16

A15:A8

A7:A0

Block Erase (32 kbytes)

52h

A23:A16

A15:A8

A7:A0

Block Erase (64 kbytes)

D8h

A23:A16

A15:A8

A7:A0

Chip Erase

60h/C7h

AT25QL128A Datenblatt(PDF) 17 Page - Dialog Semiconductor

AT25QL128A Datenblatt(HTML) 17 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datenblatt Download

Link URL