Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AT25SL321 Datenblatt(PDF) 47 Page - Dialog Semiconductor

Teilenummer AT25SL321
Bauteilbeschribung  32-Mbit, 1.7 V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25SL321 Datenblatt(HTML) 47 Page - Dialog Semiconductor

Back Button AT25SL321 Datasheet HTML 43Page - Dialog Semiconductor AT25SL321 Datasheet HTML 44Page - Dialog Semiconductor AT25SL321 Datasheet HTML 45Page - Dialog Semiconductor AT25SL321 Datasheet HTML 46Page - Dialog Semiconductor AT25SL321 Datasheet HTML 47Page - Dialog Semiconductor AT25SL321 Datasheet HTML 48Page - Dialog Semiconductor AT25SL321 Datasheet HTML 49Page - Dialog Semiconductor AT25SL321 Datasheet HTML 50Page - Dialog Semiconductor AT25SL321 Datasheet HTML 51Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 82 page
background image
46
AT25SL321
DS-25SL321–112H–2020-10
8.26 Read Manufacturer / Device ID (92h) — Dual I/O
The Read Manufacturer/ Device ID Dual I/O instruction provides both the JEDEC assigned manufacturer ID and
the specific device ID. This command allows the address and manufacturer/device ID information to be driven on
both the SI and SO pins. During the address transfer, the SI and SO pins are inputs, allowing the 24-bit address to
be transferred in only 12 clocks. Device hardware then switches the SI and SO pins to outputs and drives the
manufacturer/device ID information on these two pins, again requiring only half the number of clocks as required
by the 90h instruction. The 92h instruction is called a 1-2-2 transfer, where the instruction is transferred on a single
pin (SI), and the address and data are driven on two pins (SI and SO).
The instruction is initiated by driving the CS pin low and shifting the instruction code 92h followed by a 24-bit
address (A23-A0) of 000000h. After which, the Manufacturer ID for Adesto (1Fh) and the Device ID (17h) are
shifted out on the falling edge of SCK with most significant bit (MSB) first as shown in Figure 8-44. A minimum
of eight clock cycles are required to transfer the information.
If the 24-bit address is initially set to 000001h the Device ID is read first and then followed by the Manufacturer
ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The instruction is
completed by driving CS high.
Figure 8-44. Read Dual Manufacturer/ Device ID Dual I/O Instruction (SPI Mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com