Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

PCIMX6S1CVM08AB Datenblatt(PDF) 128 Page - NXP Semiconductors

Teilenummer PCIMX6S1CVM08AB
Bauteilbeschribung  i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCIMX6S1CVM08AB Datenblatt(HTML) 128 Page - NXP Semiconductors

Back Button PCIMX6S1CVM08AB Datasheet HTML 124Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 125Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 126Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 127Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 128Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 129Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 130Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 131Page - NXP Semiconductors PCIMX6S1CVM08AB Datasheet HTML 132Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 169 page
background image
i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 9, 11/2018
128
NXP Semiconductors
Electrical Characteristics
NOTE
•
All the timings for the SSI are given for a non-inverted serial clock
polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have
been inverted, all the timing remains valid by inverting the clock signal
AUDx_TXC/AUDx_RXC and/or the frame sync
AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
•
All timings are on Audiomux Pads when SSI is being used for data
transfer.
•
The terms WL and BL refer to Word Length (WL) and Bit Length (BL).
•
For internal Frame Sync operation using external clock, the frame sync
timing is same as that of transmit data (for example, during AC97 mode
of operation).
4.11.19.4 SSI Receiver Timing with External Clock
Figure 94 depicts the SSI receiver external clock timing and Table 85 lists the timing parameters for the
receiver timing with the external clock.
Figure 94. SSI Receiver External Clock Timing Diagram
Synchronous External Clock Operation
SS44
AUDx_RXD setup before AUDx_TXC falling
10.0
—
ns
SS45
AUDx_RXD hold after AUDx_TXC falling
2.0
—
ns
SS46
AUDx_RXD rise/fall time
—
6.0
ns
Table 84. SSI Transmitter Timing with External Clock (continued)
ID
Parameter
Min
Max
Unit
SS24
SS34
SS35
SS30
SS28
SS26
SS25
SS23
SS40
SS22
SS32
SS36
SS41
AUDx_TXC
(Input)
AUDx_TXFS (bl)
(Input)
AUDx_TXFS (wl)
(Input)
AUDx_RXD
(Input)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com