| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MCF5373CAB180 Datenblatt(PDF) 39 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCF5373CAB180 Datenblatt(HTML) 39 Page - Freescale Semiconductor, Inc |
|
39 / 42 page ![]() Preliminary Electrical Characteristics MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3 Preliminary Freescale Semiconductor 39 Figure 29. Test Access Port Timing Figure 30. TRST Timing 5.18 Debug AC Timing Specifications Table 25 lists specifications for the debug AC timing parameters shown in Figure 32. Table 25. Debug AC Timing Specification Num Characteristic Units Min Max DE0 PSTCLK cycle time — 0.3 tcyc DE1 PST valid to PSTCLK high 4 — ns DE2 PSTCLK high to PST invalid 1.5 — ns DE3 DSCLK cycle time 5 — tcyc DE4 DSI valid to DSCLK high 1 — tcyc DE51 NOTES: 1 DSCLK and DSI are synchronized internally. DE4 is measured from the synchronized DSCLK input relative to the rising edge of FB_CLK. DSCLK high to DSO invalid 4 — tcyc DE6 BKPT input data setup time to FB_CLK high 4 — ns DE7 FB_CLK high to BKPT invalid 0 — ns Input Data Valid Output Data Valid Output Data Valid TCLK TDI TDO TDO TDO TMS VIL VIH J9 J10 J11 J12 J11 TCLK TRST J13 J14 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |