Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

MCP3910 Datenblatt(PDF) 23 Page - Microchip Technology

Teilenummer MCP3910
Bauteilbeschribung  3V Two-Channel Analog Front End
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3910 Datenblatt(HTML) 23 Page - Microchip Technology

Back Button MCP3910 Datasheet HTML 19Page - Microchip Technology MCP3910 Datasheet HTML 20Page - Microchip Technology MCP3910 Datasheet HTML 21Page - Microchip Technology MCP3910 Datasheet HTML 22Page - Microchip Technology MCP3910 Datasheet HTML 23Page - Microchip Technology MCP3910 Datasheet HTML 24Page - Microchip Technology MCP3910 Datasheet HTML 25Page - Microchip Technology MCP3910 Datasheet HTML 26Page - Microchip Technology MCP3910 Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 90 page
background image
 2012-2020 Microchip Technology Inc.
DS20005116D-page 23
MCP3910
4.0
TERMINOLOGY AND
FORMULAS
This section defines the terms and formulas used
throughout this data sheet. The following terms are
defined:
• MCLK – Master Clock
• AMCLK – Analog Master Clock
• DMCLK – Digital Master Clock
• DRCLK – Data Rate Clock
• OSR – Oversampling Ratio
• Offset Error
• Gain Error
• Integral Nonlinearity Error
• Signal-to-Noise Ratio (SNR)
• Signal-to-Noise Ratio and Distortion (SINAD)
• Total Harmonic Distortion (THD)
• Spurious-Free Dynamic Range (SFDR)
• MCP3910 Delta-Sigma Architecture
• Idle Tones
• Dithering
• Crosstalk
• PSRR
• CMRR
• ADC Reset Mode
• Hard Reset Mode (RESET = 0)
• ADC Shutdown Mode
• Full Shutdown Mode
4.1
MCLK – Master Clock
This is the fastest clock present on the device. This is
the frequency of the crystal placed at the OSC1/OSC2
inputs when CLKEXT = 0 or the frequency of the clock
input at the OSC1/CLKI when CLKEXT = 1. In the
Two-Wire mode, this is the frequency present at the
SCK input pin. See Figure 4-1.
4.2
AMCLK – Analog Master Clock
AMCLK is the clock frequency that is present on the
analog portion of the device, after prescaling has
occurred via the CONFIG0 PRE[1:0] register bits (see
Equation 4-1). The analog portion includes the PGAs
and the two Delta-Sigma modulators.
EQUATION 4-1:
FIGURE 4-1:
Clock Sub-Circuitry.
TABLE 4-1:
MCP3910 OVERSAMPLING
RATIO SETTINGS
CONFIG0
Analog Master Clock
Prescale
PRE[1:0]
00
AMCLK = MCLK/1 (default)
01
AMCLK = MCLK/2
10
AMCLK = MCLK/4
11
AMCLK = MCLK/8
AMCLK
MCLK
PRESCALE
-------------------------------
=
Xtal Oscillator
MCLK
OSC1
OSC2
Multiplexer
OUT
0
1
1/PRESCALE
1/4
1/OSR
AMCLK
DMCLK
DRCLK
Clock Divider
Clock Divider
Clock Divider
OSR<2:0>
PRE<1:0>
CLKEXT
Multiplexer
OUT
0
1
MODE
SCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com