Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CS4525 Datenblatt(PDF) 55 Page - Cirrus Logic

Teilenummer CS4525
Bauteilbeschribung  30 W Digital Audio Amplifier with Integrated ADC
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4525 Datenblatt(HTML) 55 Page - Cirrus Logic

Back Button CS4525 Datasheet HTML 51Page - Cirrus Logic CS4525 Datasheet HTML 52Page - Cirrus Logic CS4525 Datasheet HTML 53Page - Cirrus Logic CS4525 Datasheet HTML 54Page - Cirrus Logic CS4525 Datasheet HTML 55Page - Cirrus Logic CS4525 Datasheet HTML 56Page - Cirrus Logic CS4525 Datasheet HTML 57Page - Cirrus Logic CS4525 Datasheet HTML 58Page - Cirrus Logic CS4525 Datasheet HTML 59Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 98 page
background image
DS726PP1
55
CS4525
6.2.2.2
Recommended Power-Down Sequence
1. Bring MUTE low to mute the device’s outputs and minimize audible pops.
2. Bring RST low to halt the operation of the device.
The device’s power consumption will be brought to an absolute minimum.
3. Remove power.
6.2.3
Input Source Selection
The CS4525 can accept analog or digital audio input signals. Digital audio input signals are supplied
through the serial audio input port as outlined in “Serial Audio Interfaces” on page 62. Analog audio input
signals are supplied through the internal ADC as outlined in “Analog Inputs” on page 61. The input source
is selected by the ADC/SP pin as shown in Table 14 below and can be changed at any time without caus-
ing any audible pops or clicks.
In hardware mode, the serial audio input port supports both I²S and left-justified formats. The serial audio
interface format is selected by the I2S/LJ pin as shown in Table 15 below.
6.2.4
PWM Channel Delay
In hardware mode, the CS4525 offsets the PWM switching edges between channels as a method of man-
aging switching noise and reducing radiated emissions.
The OUT3/OUT4 signal pair is delayed from the OUT1/OUT2 signal pair by 4 SYS_CLK cycles as shown
in Figure 23 below. The absolute delay time is calculated by multiplying the period SYS_CLK by 4.
ADC/SP
Selected Input Source
Low
Digital Audio Inputs (Serial Port)
High
Analog Audio Inputs (ADC)
Table 14. Input Source Selection
I2S/LJ
Selected Serial Audio Interface Format
Low
Left-Justified
High
I²S
Table 15. Serial Audio Interface Format Selection
OUT1
OUT2
4 x TSYS_CLK
OUT3
OUT4
Figure 23. Hardware Mode PWM Output Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com