LP5523 datasheet(33/61 Pages) TI2

33 / 61 page

LP5523

www.ti.com

SNVS550E – SEPTEMBER 2009 – REVISED JANUARY 2017

Product Folder Links: LP5523

Submit Documentation Feedback

27 D2 CURRENT CONTROL to 2E D9 CURRENT CONTROL

•

The control registers and control bits for D2 output up to D9 output are similar to that given to D1 output.

36 MISC

•

This register contains miscellaneous control bits.

–

36 — Bit [7] VARIABLE_D_SEL

–

Variable D source selection

–

1 = variable D source is the LED test ADC output (LED TEST ADC). This allows, for example, program

execution control with analog signal.

–

0 = variable D source is the register 3C (VARIABLE).

–

36 — Bit [6] EN_AUTO_INCR

–

The automatic increment feature of the serial bus address enables a quick memory write of successive

registers within one transmission.

–

1 = serial bus address automatic increment is enabled.

–

0 = serial bus address automatic increment is disabled.

–

36 — Bit [5] POWERSAVE_EN

–

1 = power save mode is enabled.

–

0 = power save mode is disabled. See Automatic Power-Save Mode for further details.

–

36 — Bits [4:3] CP_MODE

–

Charge-pump-operation mode

–

00 = OFF

–

01 = forced to bypass mode (1×)

–

10 = forced to 1.5× mode; output voltage is boosted to 4.5 V

–

11 = automatic mode selection

–

36 — Bit [2] PWM_PS_EN

–

Enables PWM power-save operation. Significant power savings can be achieved, for example, during

ramp instruction.

–

36 — Bits [1:0] CLK_DET_EN and INT_CLK_EN

–

Program execution is clocked with internal 32.7-kHz clock or with an external clock. Clocking is

controlled with bits INT_CLK_EN and CLK_DET_EN in the following way:

–

00 = forced external clock (CLK pin).

–

01 = forced internal clock.

–

10 = automatic selection.

–

11 = internal clock.

–

External clock can be used if a clock signal is present on CLK-pin. External clock frequency must be

32.7 kHz for correct operation. If a higher or a lower frequency is used, it affects the program execution

engine operation speed. The detector block does not limit the maximum frequency. External clock

status can be checked with read only bit EXT_CLK_USED in register address 3A, when the external

clock detection is enabled (Bit [1] CLK_DET_EN = high).

–

If external clock is not used in the application, CLK pin should be connected to GND to avoid

oscillation on this pin and extra current consumption.

37 ENGINE1 PC

•

Program counter starting value for program execution engine 1; a value from 0000000 to 1011111. The

maximum value depends on program memory allocation between the three program execution engines.

38 ENGINE2 PC

•

38 — Bits [6:0] PC

–

Program counter starting value for program execution engine 2; a value from 0000000 to 1011111.

39 ENGINE3 PC

•

39 — Bits [6:0] PC

–

Program counter starting value for program execution engine 3; a value from 0000000 to 1011111.

LP5523 Datenblatt(PDF) 33 Page - Texas Instruments

LP5523 Datenblatt(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datenblatt Download

Link URL