ST40RA datasheet(83/94 Pages) STMICROELECTRONICS

83 / 94 page

A Interconnect architecture

ST40RA

83/94

STMicroelectronics

ADCS 7260755H

A.2.3

EMI arbiter

LMI2_LATENCY_GPDMA

LMI2 arbiter: GPDMA intitiator priority and latency

0x130

[3:0]

GPDMA_PRIORITY

Defines priority for GPDMA

Reset: 0x1

[15:4]

Reserved

[23:16]

GPDMA_LATENCY

Defines maximum accepted latency for GPDMA

Reset: 0x00

[31:24]

Reserved

LATENCY_EMI_ENABLE

EMI arbiter: enable latency counters

0x210

Reserved

Reset: Always 0

ENABLE_PCI

Enable latency check for PCI

Reset: 0

ENABLE_EMPI

Enable latency check for EMPI

Reset: 0

ENABLE_GPDMA

Enable latency check for GPDMA

Reset: 0

[31:4]

Reserved

Reset: Always 0

EMI_CPU_PRI

EMI arbiter: CPU priority

0x218

[3:0]

CPU_PRIORITY

Defines priority for CPU

Reset: 0x3

[31:4]

Reserved

EMI_LATENCY_PCI

EMI arbiter: PCI intitiator priority and latency

0x220

[3:0]

PCI_PRIORITY

Defines priority for PCI

Reset: 0x2

[15:4]

Reserved

[23:16]

PCI_LATENCY

Defines maximum accepted latency for PCI

Reset: 0x00

[31:24]

Reserved

EMI_LATENCY_EMPI

EMI arbiter: EMPI intitiator priority and latency

0x228

[3:0]

EMPI_PRIORITY

Defines priority for EMPI

Reset: 0x1

[15:4]

Reserved

ST40RA Datenblatt(PDF) 83 Page - STMicroelectronics

ST40RA Datenblatt(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datenblatt Download

Link URL