Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

ST40RA Datenblatt(PDF) 17 Page - STMicroelectronics

Teilenummer ST40RA
Bauteilbeschribung  32-bit Embedded SuperH Device
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST40RA Datenblatt(HTML) 17 Page - STMicroelectronics

Back Button ST40RA Datasheet HTML 13Page - STMicroelectronics ST40RA Datasheet HTML 14Page - STMicroelectronics ST40RA Datasheet HTML 15Page - STMicroelectronics ST40RA Datasheet HTML 16Page - STMicroelectronics ST40RA Datasheet HTML 17Page - STMicroelectronics ST40RA Datasheet HTML 18Page - STMicroelectronics ST40RA Datasheet HTML 19Page - STMicroelectronics ST40RA Datasheet HTML 20Page - STMicroelectronics ST40RA Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 94 page
background image
5 System configuration
ST40RA
17/94
STMicroelectronics
ADCS 7260755H
5.3.3
ST40RA I/O device interrupt allocation
5.4
GPDMA channel mapping
For full details of the GPDMA controller see
ST40 System Architecture Manual Volume 1: System.
The ST40RA general purpose DMA controller channel map is shown in
Table 6.
Interrupt source
INTEVT
code
Interrupt priority
IPR
bit numbers
Priority
within IPR
setting unit
Value
Initial value
Mailbox
MAILBOX
0x1000
0 to 15
0
INTPRI04[0:3]
High to low
Reserved
Reserved
0 to 15
0
INTPRI04[27:24]
High to low
EMPI
INV_ADDR
0x1380
0 to 15
0
INTPRI04[31:28]
High to low
Reserved
Table 5: Mailbox and EMPI interrupt allocation
Request
number
Associated
device
Protocol
Comment
0
External device 0
DREQ or
DREQ/DRACK
The following pins are available for external peripherals:
DREQ[0:1],
DACK[0:1],
DRAK[0:1].
1
External device 1
DREQ or
DREQ/DRACK
2 and 3
Reserved
4
SCIF1 transmit
DREQ
This allow SCIF to memory and memory to SCIF transfer
to be supported on any DMA channel.
5
SCIF1 received
DREQ
6
SCIF2 transmit
DREQ
7
SCIF2 receive
DREQ
8
TMU
DREQ/DRACK
Typically used to trigger or pace memory transfers.
9 and 10
Reserved
11
PCI1
DREQ or
DREQ/DRACK
May be used to improve the efficiency of transfers to and
from the PCI.
12
PCI2
DREQ or
DREQ/DRACK
13
PCI3
DREQ or
DREQ/DRACK
14
PCI4
DREQ or
DREQ/DRACK
15 to 31
Reserved
Table 6: GPDMA request number allocation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com