AT80SND1C-ROTIL datasheet(26/210 Pages) ATMEL

26 / 210 page

AT8xC51SND1C

4109E–8051–06/03

External Bus Cycles

This section describes the bus cycles the AT8xC51SND1C executes to read (see

Figure 18), and write data (see Figure 19) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator

clock period in standard mode or 6 oscillator clock periods in X2 mode. For further infor-

mation on X2 mode, refer to the Section “X2 Feature”, page 12.

Slow peripherals can be accessed by stretching the read and write cycles. This is done

using the M0 bit in AUXR register. Setting this bit changes the width of the RD and WR

signals from 3 to 15 CPU clock periods.

For simplicity, Figure 18 and Figure 19 depict the bus cycle waveforms in idealized form

and do not provide precise timing information. For bus cycle timing parameters refer to

the Section “AC Characteristics”.

Figure 18. External Data Read Waveforms

Notes:

1. RD signal may be stretched using M0 bit in AUXR register.

2. When executing MOVX @Ri instruction, P2 outputs SFR content.

3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode),

P2 outputs SFR content instead of DPH.

Figure 19. External Data Write Waveforms

Notes:

1. WR signal may be stretched using M0 bit in AUXR register.

2. When executing MOVX @Ri instruction, P2 outputs SFR content.

3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode),

P2 outputs SFR content instead of DPH.

ALE

(1)

DPL or Ri

D7:0

DPH or P2(2),(3)

CPU Clock

ALE

(1)

DPL or Ri

D7:0

CPU Clock

DPH or P2

(2),(3)

AT80SND1C-ROTIL Datenblatt(PDF) 26 Page - ATMEL Corporation