H8SXSLASH1663R datasheet(429/1504 Pages) RENESAS

429 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 397 of 1468

REJ09B0412-0200

Bit

Bit Name

Initial

Value

R/W

Description

SARA4

SARA3

SARA2

SARA1

SARA0

R/W

Source Address Extended Repeat Area

Specify the extended repeat area on the source address

(DSAR). With the extended repeat area, the specified

lower address bits are updated and the remaining upper

address bits are fixed. The extended repeat area size is

specified from four bytes to 128 Mbytes in units of byte

and a power of 2.

When the lower address is overflowed from the

extended repeat area by address update, the address

becomes the start address and the end address of the

area for address addition and subtraction, respectively.

When an overflow in the extended repeat area occurs

with the SARIE bit set to 1, an interrupt can be

requested. Table 10.3 shows the settings and areas of

the extended repeat area.

DARIE

R/W

Destination Address Extended Repeat Area Overflow

Interrupt Enable

Enables/disables an interrupt request for an extended

area overflow on the destination address.

When an extended repeat area overflow on the

destination address occurs while this bit is set to 1, the

DTE bit in DMDR is cleared to 0. At this time, the ESIF

bit in DMDR is set to 1 to indicate an interrupt by an

extended repeat area overflow on the destination

address is requested.

When block transfer mode is used with the extended

repeat area function, an interrupt is requested after

completion of a 1-block size transfer. When setting the

DTE bit in DMDR of the channel for which the transfer

has been stopped to 1, the transfer is resumed from the

state when the transfer is stopped.

When the extended repeat area is not specified, this bit

is ignored.

0: Disables an interrupt request for an extended area

overflow on the destination address

1: Enables an interrupt request for an extended area

overflow on the destination address

6, 5



All 0

Reserved

These bits are always read as 0 and cannot be

modified.

H8SX/1663R Datenblatt(PDF) 429 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 429 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL