PIC18F44J10 datasheet(39/368 Pages) MICROCHIP

39 / 368 page

DS39682E-page 37

PIC18F45J10 FAMILY

4.2.3

RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are

clocked from the internal oscillator; the primary clock is

shut down. This mode provides the best power conser-

vation of all the Run modes, while still executing code.

It works well for user applications which are not highly

timing-sensitive or do not require high-speed clocks at

all times.

This mode is entered by setting SCS<1:0> to ‘11’.

When the clock source is switched to the INTRC (see

Figure 4-2), the primary oscillator is shut down and the

OSTS bit is cleared.

On transitions from RC_RUN mode to PRI_RUN mode,

the device continues to be clocked from the INTRC

while the primary clock is started. When the primary

clock becomes ready, a clock switch to the primary

clock occurs (see Figure 4-3). When the clock switch is

complete, the OSTS bit is set and the primary clock is

providing the device clock. The IDLEN and SCS bits

are not affected by the switch. The INTRC source will

continue to run if either the WDT or the Fail-Safe Clock

Monitor is enabled.

FIGURE 4-2:

TRANSITION TIMING TO RC_RUN MODE

FIGURE 4-3:

TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE

OSC1

Peripheral

Program

INTRC

Counter

Clock

CPU

Clock

PC + 2

123

n-1

Clock Transition

PC + 4

Q3 Q4

OSC1

Peripheral

Program

INTRC

PC + 4

CPU Clock

PC + 2

Clock

Counter

Note 1:

TOST = 1024 TOSC. These intervals are not shown to scale.

SCS<1:0> bits Changed

OSTS bit Set

TOST(1)

PIC18F44J10 Datenblatt(PDF) 39 Page - Microchip Technology

PIC18F44J10 Datenblatt(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL