| Datenblatt-Suchmaschine für elektronische Bauteile |
|
TMP320C6720RFP300 Datenblatt(PDF) 50 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP320C6720RFP300 Datenblatt(HTML) 50 Page - Texas Instruments |
|
50 / 118 page ![]() TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point Digital Signal Processors SPRS370E – SEPTEMBER 2006 – REVISED JULY 2008 www.ti.com Table 4-7. 133-MHz EMIF SDRAM Interface Timing Requirements(1) NO. MIN MAX UNIT 19 tsu(EM_DV-EM_CLKH) Input setup time, read data valid on D[31:0] before EM_CLK rising 0.4 ns 20 th(EM_CLKH-EM_DIV) Input hold time, read data valid on D[31:0] after EM_CLK rising 1.9 ns (1) For more information about supported EMIF frequency, see Table 2-1. Table 4-8. 133-MHz EMIF SDRAM Interface Switching Characteristics(1) NO. PARAMETER MIN MAX UNIT 1 tc(EM_CLK) Cycle time, EMIF clock EM_CLK 7.5 ns 2 tw(EM_CLK) Pulse width, EMIF clock EM_CLK high or low 2.25 ns 3 td(EM_CLKH-EM_CSV)S Delay time, EM_CLK rising to EM_CS[0] valid 5.1 ns 4 toh(EM_CLKH-EM_CSIV)S Output hold time, EM_CLK rising to EM_CS[0] invalid 1.15 ns 5 td(EM_CLKH-EM_WE-DQMV)S Delay time, EM_CLK rising to EM_WE_DQM[3:0] valid 5.1 ns 6 toh(EM_CLKH-EM_WE-DQMIV)S Output hold time, EM_CLK rising to EM_WE_DQM[3:0] invalid 1.15 ns 7 td(EM_CLKH-EM_AV)S Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid 5.1 ns Output hold time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] 8 toh(EM_CLKH-EM_AIV)S 1.15 ns invalid 9 td(EM_CLKH-EM_DV)S Delay time, EM_CLK rising to EM_D[31:0] valid 5.1 ns 10 toh(EM_CLKH-EM_DIV)S Output hold time, EM_CLK rising to EM_D[31:0] invalid 1.15 ns 11 td(EM_CLKH-EM_RASV)S Delay time, EM_CLK rising to EM_RAS valid 5.1 ns 12 toh(EM_CLKH-EM_RASIV)S Output hold time, EM_CLK rising to EM_RAS invalid 1.15 ns 13 td(EM_CLKH-EM_CASV)S Delay time, EM_CLK rising to EM_CAS valid 5.1 ns 14 toh(EM_CLKH-EM_CASIV)S Output hold time, EM_CLK rising to EM_CAS invalid 1.15 ns 15 td(EM_CLKH-EM_WEV)S Delay time, EM_CLK rising to EM_WE valid 5.1 ns 16 toh(EM_CLKH-EM_WEIV)S Output hold time, EM_CLK rising to EM_WE invalid 1.15 ns 17 tdis(EM_CLKH-EM_DHZ)S Delay time, EM_CLK rising to EM_D[31:0] 3-stated 5.1 ns 18 tena(EM_CLKH-EM_DLZ)S Output hold time, EM_CLK rising to EM_D[31:0] driving 1.15 ns (1) For more information about supported EMIF frequency, see Table 2-1. 50 Peripheral and Electrical Specifications Submit Documentation Feedback |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |