Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPEAR300 Datenblatt(PDF) 75 Page - STMicroelectronics

Teilenummer SPEAR300
Bauteilbeschribung  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR300 Datenblatt(HTML) 75 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 71Page - STMicroelectronics SPEAR300 Datasheet HTML 72Page - STMicroelectronics SPEAR300 Datasheet HTML 73Page - STMicroelectronics SPEAR300 Datasheet HTML 74Page - STMicroelectronics SPEAR300 Datasheet HTML 75Page - STMicroelectronics SPEAR300 Datasheet HTML 76Page - STMicroelectronics SPEAR300 Datasheet HTML 77Page - STMicroelectronics SPEAR300 Datasheet HTML 78Page - STMicroelectronics SPEAR300 Datasheet HTML 79Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 83 page
background image
SPEAr300
Timing requirements
Doc ID 16324 Rev 2
75/83
6.7
SSP timing characteristics
This module provides a programmable length shift register which allows serial
communication with other SSP devices through a 3 or 4 wire interface (SSP_CLK,
SSP_MISO, SSP_MOSI and SSP_CSn). The SSP supports the following features:
Master/Slave mode operations
Chip-selects for interfacing to multiple slave SPI devices.
3 or 4 wire interface (SSP_SCK, SSP_MISO, SSP_MOSI and SSP_CSn)
Single interrupt
Separate DMA events for SPI Receive and Transmit
16-bit shift register
Receive buffer register
Programmable character length (2 to 16 bits)
Programmable SSP clock frequency range
8-bit clock pre-scaler
Programmable clock phase (delay or no delay)
Programmable clock polarity
Note:
The following tables and figures show the characterization of the SSP using the SPI
protocol.
T = Tc(CLK) = SSP_CLK period is equal to the SSP module master clock divided by a
configurable divider.
Figure 42.
SSP_CLK timings
Table 44.
Timing requirements for SSP (all modes)
No.
Parameters
Value
Unit
1Tc(CLK)
Cycle time, SSP_CLK
24
ns
2Tw(CLKH)
Pulse duration, SSP_CLK high
0.49T - 0.51T
ns
3Tw(CLKL)
Pulse duration, SSP_CLK low
0.51T - 0.49T
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com