Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

SPEAR300 Datenblatt(PDF) 8 Page - STMicroelectronics

Teilenummer SPEAR300
Bauteilbeschribung  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR300 Datenblatt(HTML) 8 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 4Page - STMicroelectronics SPEAR300 Datasheet HTML 5Page - STMicroelectronics SPEAR300 Datasheet HTML 6Page - STMicroelectronics SPEAR300 Datasheet HTML 7Page - STMicroelectronics SPEAR300 Datasheet HTML 8Page - STMicroelectronics SPEAR300 Datasheet HTML 9Page - STMicroelectronics SPEAR300 Datasheet HTML 10Page - STMicroelectronics SPEAR300 Datasheet HTML 11Page - STMicroelectronics SPEAR300 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 83 page
background image
Description
SPEAr300
8/83
Doc ID 16324 Rev 2
1
Description
The SPEAr300 is a member of the SPEAr family of embedded MPUs for networked devices.
It is based on the powerful ARM926EJ-S processor (up to 333 MHz), widely used in
applications where high computation performance is required.
In addition, SPEAr300 has an MMU that allows virtual memory management -- making the
system compliant with advanced operating systems like Linux. It also offers 16 KB of data
cache, 16 KB of instruction cache, JTAG and ETM (embedded trace macro-cell) for debug
operations.
A full set of peripherals allows the system to be used in many applications, some typical
applications being HMI, Security and VoIP phones.
Figure 1.
Functional block diagram
9*9 keyboard
controller
Camera Interface
LCD Controller
1024*768
Up to 62 GPIOs
Ethernet 10/100
(MII interface)
SSP
UART and IrDA
I2C master/slave
1-bit DAC
JTAG/Trace
ARM926EJ-S
@ 333 MHz
System
Controller
Interrupt
Controller
Timers
Watchdog
RTC
PLLs
ICache
DCache
MMU
Mobile DDR/DDR2
memory controller
32 KBytes BootRom
57 KBytes SRAM
NAND/NOR
Flash controller
ADC 10-bit 8 ch
JPEG Codec
accelerator
C3 Crypto
accelerator
USB Device 2.0 +Phy
SDIO/MMC
TDM master/slave
USB Host 2.0 +Phy
USB Host 2.0 +Phy
Serial Flash Interface
I2S full duplex
= Functions with shared I/Os depending on the device configuration. Refer to
the pin description
Multichannel DMA
controller



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com