74HC259DB datasheet(10/23 Pages) NXP

10 / 23 page

74HC_HCT259

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 7 August 2012

10 of 22

NXP Semiconductors

74HC259; 74HCT259

8-bit addressable latch

[1]

Typical values are measured at nominal supply voltage (VCC = 3.3 V and VCC =5.0 V).

[2]

tpd is the same as tPLH and tPHL.

[3]

tt is the same as tTHL and tTLH.

[4]

CPD is used to determine the dynamic power dissipation (PD in W).

PD =CPD  VCC2  fi  N+ (CL  VCC2  fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

(C

L  VCC

 f

o) = sum of the outputs.

11. Waveforms

tsu

set-up time

D, An to LE;

see Figure 10 and

Figure 11

VCC = 4.5 V

hold time

D to LE; see Figure 10

and Figure 11

VCC = 4.5 V

8-

An to LE; see Figure 10

and Figure 11

VCC = 4.5 V

4-

CPD

power

dissipation

capacitance

fi = 1 MHz;

VI =GND to VCC  1.5 V

[4]

-19

Table 8.

Dynamic characteristics …continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 12.

Symbol Parameter

Conditions

C

40 C to +85 C 40 C to +125 C Unit

Min

Typ[1] Max

Min

Max

Min

Max

Measurement points are given in Table 9.

VOL and VOH are typical voltage output levels that occur with the output load.

Fig 6.

Data input to output propagation delays

001aah123

D input

Qn output

tPHL

tPLH

GND

VCC

VOH

VOL

74HC259DB Datenblatt(PDF) 10 Page - NXP Semiconductors

74HC259DB Datenblatt(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Datenblatt Download

Link URL