| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MCP3910A1T-E/ML Datenblatt(PDF) 73 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3910A1T-E/ML Datenblatt(HTML) 73 Page - Microchip Technology |
|
73 / 86 page ![]() 2012-2014 Microchip Technology Inc. DS20005116B-page 73 MCP3910 9.8 OFFCAL_CHn and GAINCAL_CHn Registers - Digital Offset And Gain Error Calibration Registers Name Bits Address Cof OFFCAL_CH0 24 0x0F R/W GAINCAL_CH0 24 0x10 R/W OFFCAL_CH1 24 0x11 R/W GAINCAL_CH1 24 0x12 R/W REGISTER 9-8: OFFCAL_CHn REGISTER R/W-0 R/W-0 R/W-0 ... R/W-0 R/W-0 R/W-0 R/W-0 OFFCAL_CHn <23> OFF- CAL_CHn<22> OFF- CAL_CHn<21> ... OFF- CAL_CHn<3> OFF- CAL_CHn<2> OFF- CAL_CHn<1> OFF- CAL_CHn<0> bit 23 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 23-0 OFFCAL_CHn: Digital Offset calibration value for the corresponding channel CHn. This register is simply added to the output code of the channel bit-by-bit. This register is 24-bit two's complement MSB first coding. CHn Output Code = OFFCAL_CHn + ADC CHn Output Code. This register is a Don't Care if EN_OFFCAL = 0 (Offset calibration disabled), but its value is not cleared by the EN_OFFCAL bit. REGISTER 9-9: GAINCAL_CHn REGISTER R/W-0 R/W-0 R/W-0 ... R/W-0 R/W-0 R/W-0 R/W-0 GAIN- CAL_CHn<23> GAIN- CAL_CHn<22> GAIN- CAL_CHn<21> ... GAIN- CAL_CHn<3> GAIN- CAL_CHn<2> GAIN- CAL_CHn<1> GAIN- CAL_CHn<0> bit 23 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 23-0 GAINCAL_CHn: Digital gain error calibration value for the corresponding channel CHn. This register is 24-bit signed MSB first coding with a range of -1x to +0.9999999x (from 0x80000 to 0x7FFFFF). The gain calibration adds 1x to this register and multiplies it to the output code of the channel bit-by-bit, after offset calibration. The range of the gain calibration is thus from 0x to 1.9999999x (from 0x80000 to 0x7FFFFF). The LSB corresponds to a 2-23 increment in the multiplier. CHn Output Code = (GAINCAL_CHn+1)*ADC CHn Output Code. This register is a Don't Care if EN_GAINCAL = 0 (Gain calibration disabled) but its value is not cleared by the EN_GAINCAL bit. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |