Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STM32F101XF Datenblatt(PDF) 93 Page - STMicroelectronics

Teilenummer STM32F101XF
Bauteilbeschribung  Single-cycle multiplication and hardware division
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101XF Datenblatt(HTML) 93 Page - STMicroelectronics

Back Button STM32F101XF Datasheet HTML 89Page - STMicroelectronics STM32F101XF Datasheet HTML 90Page - STMicroelectronics STM32F101XF Datasheet HTML 91Page - STMicroelectronics STM32F101XF Datasheet HTML 92Page - STMicroelectronics STM32F101XF Datasheet HTML 93Page - STMicroelectronics STM32F101XF Datasheet HTML 94Page - STMicroelectronics STM32F101XF Datasheet HTML 95Page - STMicroelectronics STM32F101XF Datasheet HTML 96Page - STMicroelectronics STM32F101XF Datasheet HTML 97Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 117 page
background image
DocID16553 Rev 5
93/117
STM32F101xF, STM32F101xG
Electrical characteristics
Equation 1: RAIN max formula:
Table 56. ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
-
2.4
-
3.6
V
VREF+ Positive reference voltage
-
2.4
-
VDDA
V
VREF-
Negative reference voltage
-
-
0
-
V
IVREF
Current on the VREF input
pin
--
160
220(1)
1. Guaranteed by characterization results.
µA
fADC
ADC clock frequency
-
0.6
-
14
MHz
fS(2)
2. Guaranteed by design.
Sampling rate
-
0.05
-
1
MHz
fTRIG(2) External trigger frequency
fADC = 14 MHz
-
-
823
kHz
--
-
17
1/fADC
VAIN
Conversion voltage
range(3)
3. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on
the package. Refer to Section 3: Pinouts and pin descriptions for further details.
-
0 (VSSA or VREF-
tied to ground)
-VREF+
V
RAIN(2) External input impedance
See Equation 1
and Table 57
for details
--
50
k
Ω
RADC(2) Sampling switch resistance
-
-
-
1
k
Ω
CADC(2)
Internal sample and hold
capacitor
--
-
8
pF
tCAL(2) Calibration time
fADC = 14 MHz
5.9
µs
-83
1/fADC
tlat(2)
Injection trigger conversion
latency
fADC = 14 MHz
-
-
0.214
µs
--
-
3(4)
4. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 56.
1/fADC
tlatr(2)
Regular trigger conversion
latency
fADC = 14 MHz
-
-
0.143
µs
--
-
2(4)
1/fADC
tS(2)
Sampling time
fADC = 14 MHz
0.107
-
17.1
µs
-
1.5
-
239.5
1/fADC
tSTAB(2) Power-up time
-
0
0
1
µs
tCONV(2)
Total conversion time
(including sampling time)
fADC = 14 MHz
1
-
18
µs
-
14 to 252 (tS for sampling +12.5 for
successive approximation)
1/fADC
R
AIN
T
S
f
ADC
C
ADC
2
N2
+
()
ln
×
×
----------------------------------------------------------------
R
ADC
<



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com