Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPEAR600 Datenblatt(PDF) 62 Page - STMicroelectronics

Teilenummer SPEAR600
Bauteilbeschribung  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 Datenblatt(HTML) 62 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 58Page - STMicroelectronics SPEAR600 Datasheet HTML 59Page - STMicroelectronics SPEAR600 Datasheet HTML 60Page - STMicroelectronics SPEAR600 Datasheet HTML 61Page - STMicroelectronics SPEAR600 Datasheet HTML 62Page - STMicroelectronics SPEAR600 Datasheet HTML 63Page - STMicroelectronics SPEAR600 Datasheet HTML 64Page - STMicroelectronics SPEAR600 Datasheet HTML 65Page - STMicroelectronics SPEAR600 Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 97 page
background image
Timing characteristics
SPEAr600
62/97
Doc ID 16259 Rev 3
Figure 7.
DDR2 write cycle path
Table 34 shows the internal chip timing without the contribution of the pads.
These values are obtained considering the nominal setting of DLL at T period for DQS path
and T*3/4 for DQ path, in fact the memory controller launches data (DQ) and data strobe
(DQS) misaligned. Internally the clock is delayed by T to produce the DQS and the same
clock is delayed by T*3/4 to clock the data DQ, in order to perform a correct write to the
memory. The table values are measured in a particular pad configuration:
Drive strength = strong (zprog_out = L)
Slope : prog_a = L ; prog_b = H (corresponding to 266 MHz)
The waveforms in Figure 6 refer to the pad or memory side, so the DQS edges are centered
on the data valid window. In this case, we consider the minimum values for t4 and t5 in order
to obtain the minimum data valid window. For a correct data write (on the memory side) the
last variation of the data must precede the first arrival of the data strobe. In other words, we
can consider t4 as the tSETUP of the data that can be defined as the time range where the
Table 33.
DDR2 write cycle path timings without pad delay
t3MAX
(t1 + t2)MIN
t3MIN
(t1 + t2)MAX
Rising best
2.19 ns
2.08 ns
1.91 ns
2.13 ns
Falling best
2.21 ns
2.11 ns
1.95 ns
2.15 ns
Rising worst
5.55 ns
5.28 ns
5.2 ns
5.33 ns
Falling worst
5.54 ns
5.30 ns
5.3 ns
5.35 ns
Table 34.
DDR2 write cycle timings without pad delay
Period (T)
Frequency
t4MIN
t5MIN
3 ns
333 MHz
396 ps
492 ps
3.75 ns
266 MHz
585 ps
681 ps
5 ns
200 MHz
895 ps
991 ps
6 ns
166 MHz
1.15 ns
1.25 ns
7.5 ns
133 MHz
1.52 ns
1.62 ns
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
t1
t2
DLL2
t3
DQS
DQ
CLK
DLL1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com